mirror of
https://github.com/olofk/serv.git
synced 2026-01-15 15:56:04 +00:00
25 lines
444 B
Verilog
25 lines
444 B
Verilog
`default_nettype none
|
|
module servant_tb;
|
|
|
|
parameter memfile = "";
|
|
parameter memsize = 8192;
|
|
parameter with_csr = 1;
|
|
|
|
reg wb_clk = 1'b0;
|
|
reg wb_rst = 1'b1;
|
|
|
|
always #31 wb_clk <= !wb_clk;
|
|
initial #62 wb_rst <= 1'b0;
|
|
|
|
vlog_tb_utils vtu();
|
|
|
|
uart_decoder #(57600) uart_decoder (q);
|
|
|
|
servant_sim
|
|
#(.memfile (memfile),
|
|
.memsize (memsize),
|
|
.with_csr (with_csr))
|
|
dut(wb_clk, wb_rst, q);
|
|
|
|
endmodule
|