1
0
mirror of https://github.com/prirun/p50em.git synced 2026-02-26 16:23:28 +00:00

register sets, PX, ZTRN, ZED, RTS, I-mode FP, R-mode MPL

added "smart" LRU code to handle multiple register sets
expanded registers to handle 8 user, 2 system (10 total)
turned off various process-exchange changes that were causing failures
only zero first 64K of memory
added emulation of ZTRN, ZED, and RTS
started I-mode floating point
make sure R-mode MPL faults to appease DIAG tests
This commit is contained in:
Jim
2007-05-26 00:00:00 -04:00
parent f3ae6de902
commit 55ea18c85e
2 changed files with 476 additions and 159 deletions

631
em.c

File diff suppressed because it is too large Load Diff

4
regs.h
View File

@@ -1,4 +1,4 @@
#define REGSETS 8
#define REGSETS 10
/* these are 16-bit offsets into crs (current register set) */
@@ -116,7 +116,7 @@
unsigned int dswstat;
unsigned int dswpb,rsavptr;
unsigned short regdmx[64];
unsigned int userregs[32*(REGSETS-2)];
unsigned int userregs[REGSETS-2][32];
} sym;
} regs;