github.com/prirun.p50em
1
0
Fork 0
mirror of https://github.com/prirun/p50em.git synced 2026-01-20 09:35:01 +00:00
Code Issues Releases Wiki Activity

set crs[PBH] with 1 32-bit store instead of 2 16-bit stores in main loop +

Browse Source 
changed order of 3 lines in iget16 to improve performance
This commit is contained in:
Jim 2007-09-03 00:00:00 -04:00
parent 8bdffd4e56
commit a992b3de2f
1 changed files with 7 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
em.c
View File

@ -1028,11 +1028,11 @@ unsigned short iget16(ea_t ea) {
static ea_t prevvpn = 0xFFFFFC00; /* virtual page address */
if (*(int *)&ea >= 0) {
thisvpn = ea & 0x8FFFFC00; /* no match if ea faulted */
thisvpn = ea & 0x0FFFFC00; /* segment and page number */
if ((thisvpn != prevvpn) || (((ea & 0x0FFF0000) >= 0x800) && (crsl[OWNER32] != prevowner))) {
prevppa = mapva(ea, RP, RACC, &access) & 0xFFFFFC00;
prevowner = crsl[OWNER32];
prevvpn = thisvpn;
prevowner = crsl[OWNER32];
prevppa = mapva(ea, RP, RACC, &access) & 0xFFFFFC00;
}
return mem[prevppa + (ea & 0x3FF)];
}
@ -4244,8 +4244,12 @@ fetch:
process stops running, RP is copied to PB. When a process
starts running again, PB is copied to RP. */
#ifdef FAST
*(int *)(crs+PBH) = RP & 0xFFFF0000;
#else
crs[PBH] = RPH;
crs[PBL] = 0;
#endif
earp = RP;
if (crs[MODALS] & 010) { /* px enabled, bump 1ms process timer */