github.com/rcornwell.sims
1
0
Fork 0
mirror of https://github.com/rcornwell/sims.git synced 2026-02-16 04:33:42 +00:00
Code Releases Activity

IBM360: Fixed some minor bugs.

Browse Source
This commit is contained in:
Richard Cornwell
2019-03-10 14:27:08 -04:00
parent 501e615c3e
commit 39e74465fc
2 changed files with 2 additions and 22 deletions
Download Patch File Download Diff File Expand all files Collapse all files

23
IBM360/ibm360_chan.c
View File

@@ -562,13 +562,8 @@ chan_end(uint16 addr, uint8 flags) {
chan_status[chan] |= STATUS_LENGTH;
ccw_flags[chan] = 0;
}
if (flags & (SNS_ATTN|SNS_UNITCHK|SNS_UNITEXP)) {
if (ccw_count[chan] != 0) {
sim_debug(DEBUG_DETAIL, &cpu_dev, "chan_end length\n");
chan_status[chan] |= STATUS_LENGTH;
}
if (flags & (SNS_ATTN|SNS_UNITCHK|SNS_UNITEXP))
ccw_flags[chan] = 0;
}
/* If channel is also finished, then skip any more data commands. */
if (chan_status[chan] & (STATUS_DEND|STATUS_CEND)) {
@@ -632,22 +627,6 @@ startio(uint16 addr) {
sim_debug(DEBUG_CMD, &cpu_dev, "SIO %x %x %x %x\n", addr, chan,
ccw_cmd[chan], ccw_flags[chan]);
#if 0
/* Check if any status pending */
if (chan_status[chan] != 0) {
/* If not for this device, return cc=2 */
if (chan_dev[chan] != addr)
return 2;
if ((chan_status[chan] & ~(STATUS_CEND|STATUS_DEND)) != 0) {
M[0x44 >> 2] = ((uint32)chan_status[chan]<<16) | M[0x44 >> 2] & 0xffff;
sim_debug(DEBUG_EXP, &cpu_dev, "Channel store csw %02x %08x\n",
chan, M[0x44 >> 2]);
chan_status[chan] = 0;
return 1;
}
}
#endif
/* All ok, get caw address */
chan_status[chan] = 0;
dev_status[addr] = 0;

1
IBM360/ibm360_com.c
View File

@@ -336,6 +336,7 @@ t_stat coml_srv(UNIT * uptr)
if (uptr->u3 & ENAB) {
if (tmxr_rqln(&com_ldsc[unit]) > 0) {
int32 data = tmxr_getc_ln (&com_ldsc[unit]);
sim_debug(DEBUG_DATA, dptr, "COML: unit=%d read '%c'\n", unit, data);
if (data & SCPE_BREAK) {
uptr->u3 &= ~0xff;
chan_end(addr, SNS_CHNEND|SNS_DEVEND|SNS_UNITCHK);