github.com/rcornwell.sims
1
0
Fork 0
mirror of https://github.com/rcornwell/sims.git synced 2026-01-13 15:27:04 +00:00
Code Releases Activity

KA10: Fixed ASHC bug, changed how ITS OPC register is updated.

Browse Source
This commit is contained in:
Richard Cornwell 2018-02-06 09:10:56 -05:00
parent b2e3cc29e5
commit 3b9f116f92
1 changed files with 8 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
PDP10/ka10_cpu.c
View File

@ -1924,20 +1924,20 @@ if ((reason = build_dev_tab ()) != SCPE_OK) /* build, chk dib_tab */
AB = PC;
uuo_cycle = 0;
f_pc_inh = 0;
}
if (f_inst_fetch) {
#if !(KI | KL)
fetch:
#endif
#if ITS
if (QITS && pi_cycle == 0 /*((FLAGS & USER) || (PC & RSIGN))*/ && mem_prot == 0) {
if (QITS && pi_cycle == 0 && mem_prot == 0) {
opc = PC | (FLAGS << 18);
if ((FLAGS & ONEP) != 0) {
one_p_arm = 1;
FLAGS &= ~ONEP;
}
}
#endif
}
if (f_inst_fetch) {
#if !(KI | KL)
fetch:
#endif
if (Mem_read(pi_cycle | uuo_cycle, 1, 1)) {
@ -3536,7 +3536,7 @@ fxnorm:
FLAGS |= OVR|TRP1;
check_apr_irq();
}
AR = (AD & SMASK) | ((AR << (SC - 35)) & CMASK);
AR = (AD & SMASK) | ((MQ << (SC - 35)) & CMASK);
MQ = (AD & SMASK);
} else {
if ((((AD & CMASK) << SC) & ~CMASK) != ((AR << SC) & ~CMASK)) {