github.com/rcornwell.sims
1
0
Fork 0
mirror of https://github.com/rcornwell/sims.git synced 2026-02-04 07:33:39 +00:00
Code Releases Activity

SEL32: Update diag initialization file for testing.

Browse Source
This commit is contained in:
AZBevier
2019-07-19 12:31:48 -07:00
parent 5cf0ee326b
commit a3359d9a23
1 changed files with 49 additions and 49 deletions
Download Patch File Download Diff File Expand all files Collapse all files

98
SEL32/tests/diag.ini
View File

@@ -1,49 +1,49 @@
set debug -n sel.log
set CPU 32/67 4M
;set CPU 32/97 4M
;set CPU V6 4M
;set CPU V9 4M
;set CPU 32/27 2M
;set debug stderr
;set mta debug=cmd;detail;exp;data
;set mta debug=inst;cmd;detail;exp
;set inq debug=cmd;detail
;set cpu debug=cmd;exp
;set cpu debug=cmd;exp;inst;detail;data
;set cpu debug=cmd;exp;inst;detail
;set cpu debug=exp;
;set con debug=cmd;exp;data
;set mta debug=cmd;exp;inst;data;detail
;set mta debug=cmd
;set dma debug=cmd;exp;detail;data
;set dma debug=cmd;exp;detail;data
;
set coml0 enable
set coml1 enable
set coml2 enable
set coml3 enable
set coml4 enable
set coml5 enable
set coml6 enable
set coml7 enable
;
set comc enable
at comc 4747
;
;set con debug=CMD
;
set lpr enable
at lpr lprout
;
;at mta0 mpxsdt4.tap
;at mta0 mpxsdt5.tap
;at sda0 diskfile4
;at sda1 diskfile5
;
;at mta0 sim32sdt.tap
at mta0 diag.tap
at mta1 temptape.tap
at mta2 output.tap
;at dma0 diagdisk
;bo dma0
bo mta0
set debug -n sel.log
set CPU 32/67 4M
;set CPU 32/97 4M
;set CPU V6 4M
;set CPU V9 4M
;set CPU 32/27 2M
;set debug stderr
;set mta debug=cmd;detail;exp;data
;set mta debug=inst;cmd;detail;exp
;set inq debug=cmd;detail
;set cpu debug=cmd;exp
;set cpu debug=cmd;exp;inst;detail;data
;set cpu debug=cmd;exp;inst;detail
;set cpu debug=exp;
;set con debug=cmd;exp;data
;set mta debug=cmd;exp;inst;data;detail
;set mta debug=cmd
;set dma debug=cmd;exp;detail;data
;set dma debug=cmd;exp;detail;data
;
set coml0 enable
set coml1 enable
set coml2 enable
set coml3 enable
set coml4 enable
set coml5 enable
set coml6 enable
set coml7 enable
;
set comc enable
at comc 4747
;
;set con debug=CMD
;
set lpr enable
at lpr lprout
;
;at mta0 mpxsdt4.tap
;at mta0 mpxsdt5.tap
;at sda0 diskfile4
;at sda1 diskfile5
;
;at mta0 sim32sdt.tap
at mta0 diag.tap
at mta1 temptape.tap
at mta2 output.tap
;at dma0 diagdisk
;bo dma0
bo mta0