github.com/rcornwell.sims
1
0
Fork 0
mirror of https://github.com/rcornwell/sims.git synced 2026-03-07 19:30:42 +00:00
Code Releases Activity

KA10: Fix write access for auxiliary processor memory.

Browse Source 
They auxiliary memory may shadow a portion of the 10-11 range, so it
must be checked first.
This commit is contained in:
Lars Brinkhoff
2024-04-17 12:55:21 +02:00
parent bf72ad0b51
commit ba56caab7f
1 changed files with 11 additions and 9 deletions
Download Patch File Download Diff File Expand all files Collapse all files

20
PDP10/kx10_cpu.c
View File

@@ -3523,6 +3523,7 @@ int Mem_read_its(int flag, int cur_context, int fetch, int mod) {
check_apr_irq();
return 1;
}
return 0;
}
#endif
#if NUM_DEVS_TEN11 > 0
@@ -3577,6 +3578,16 @@ int Mem_write_its(int flag, int cur_context) {
}
if (!page_lookup_its(AB, flag, &addr, 1, cur_context, 0, 0))
return 1;
#if NUM_DEVS_AUXCPU > 0
if (AUXCPURANGE(addr) && QAUXCPU) {
if (auxcpu_write (addr, MB)) {
nxm_flag = 1;
check_apr_irq();
return 1;
}
return 0;
}
#endif
#if NUM_DEVS_TEN11 > 0
if (T11RANGE(addr) && QTEN11) {
if (ten11_write (addr, MB)) {
@@ -3586,15 +3597,6 @@ int Mem_write_its(int flag, int cur_context) {
}
return 0;
}
#endif
#if NUM_DEVS_AUXCPU > 0
if (AUXCPURANGE(addr) && QAUXCPU) {
if (auxcpu_write (addr, MB)) {
nxm_flag = 1;
check_apr_irq();
return 1;
}
}
#endif
if (addr >= MEMSIZE) {
nxm_flag = 1;