github.com/rcornwell.sims
1
0
Fork 0
mirror of https://github.com/rcornwell/sims.git synced 2026-02-14 11:55:20 +00:00
Code Releases Activity
Files
4d98338863e3a7533aa9b4bbac6a397101d3ea8b
rcornwell.sims/SEL32/tests
History
AZBevier 1a2eefec9d SEL32: Add more UTX support for V6 & V9 processors. 
SEL32: Fix ADFD, SUFD, MPFD, DVFD instructions display.
SEL32: Change console output to handle 8 bit parity for UTX.
SEL32: Correct RPSWT instruction for V9 processor.
SEL32: Reverse scan order of channel complete and interrupts.
SEL32: Move memory and map register r/w macros to sel32_defs.h.
2020-01-11 13:55:02 -07:00
..
cpu.icl
SEL32: Added test cases, more devices.
2019-07-17 21:39:18 -04:00
diag.ini
SEL32: Continue adding changes to support SEL diagnostics.
2019-12-31 14:17:51 -07:00
diag.tap
SEL32: Add more UTX support for V6 & V9 processors.
2020-01-11 13:55:02 -07:00
sel32_test.ini
SEL32: Correct Windows and coverity detected warnings. Add diagcopy.c.
2019-11-05 17:23:52 -07:00
testcode0.l
SEL32: Added test cases, more devices.
2019-07-17 21:39:18 -04:00
testcode0.mem
SEL32: Added test cases, more devices.
2019-07-17 21:39:18 -04:00
testcode.mem
SEL32: Added test cases, more devices.
2019-07-17 21:39:18 -04:00
testcpu.l
SEL32: Added test cases, more devices.
2019-07-17 21:39:18 -04:00
testcpu.s
SEL32: Added test cases, more devices.
2019-07-17 21:39:18 -04:00