mirror of
https://github.com/rcornwell/sims.git
synced 2026-05-03 06:29:48 +00:00
27 lines
412 B
INI
27 lines
412 B
INI
cd %~p0
|
|
set debug -n sel.log
|
|
;set CPU V6 4M
|
|
;set CPU 32/67 4M
|
|
set CPU 32/27 4M
|
|
set coml0 enable
|
|
set coml1 enable
|
|
set coml2 enable
|
|
set coml3 enable
|
|
set coml4 enable
|
|
set coml5 enable
|
|
set coml6 enable
|
|
set coml7 enable
|
|
;
|
|
set comc enable
|
|
set lpr enable
|
|
at lpr lprout
|
|
at mta0 diag.tap
|
|
at mta1 temptape.tap
|
|
at mta2 output.tap
|
|
expect "DOL>"^M
|
|
bo mta0
|
|
det all
|
|
rm temptape.tap
|
|
rm output.tap
|
|
quit
|