github.com/rdolbeau.SBusFPGA
1
0
Fork 0
mirror of synced 2026-01-24 02:57:38 +00:00
Code Issues Projects Releases Wiki Activity

oups, typo

Browse Source
This commit is contained in:
Romain Dolbeau 2021-01-12 07:10:34 -05:00
parent 1bebc85b66
commit 1cb38e9036
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
sbus-to-ztex-gateware/sbus_fsm.vhd
View File

@ -1208,7 +1208,7 @@ BEGIN
BUF_PPRD_O <= '1'; -- reading from slave
State <= SBus_Master_Translation;
ELSIF ((REGISTERS(reg_bank_size*reg_bank_crypto_idx + REG_INDEX_AESDMA_CTRL)(DMA_CTRL_START_IDX) = '1') AND
(fifo_fromaes_full = '0')) THEN
(fifo_toaes_full = '0')) THEN
dma_write := false;
dma_ctrl_idx := REG_INDEX_AESDMA_CTRL;
dma_addr_idx := REG_INDEX_AESDMA_ADDR;