github.com/rdolbeau.VintageBusFPGA_Common
1
0
Fork 0
mirror of https://github.com/rdolbeau/VintageBusFPGA_Common.git synced 2026-04-17 00:15:30 +00:00
Code Issues Packages Projects Releases Wiki Activity

more details

Browse Source
This commit is contained in:
Romain Dolbeau
2022-11-18 17:01:09 +01:00
parent e7825fdd97
commit 42486fa6b0
1 changed files with 15 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

15
README.md
View File

@@ -12,3 +12,18 @@ Common stuff for SBusFPGA, NuBusFPGA, ...
* fpga_blk_dma.py: a block DMA between a LIteSDRAM port and a set of FIFOs. Used to create burst (SBus) or block (NUbus) accesses from the device to the host memory. Used by RAM-based "disks".
* wb_master.py: A small Wishbone master (originally from enjoy-gigital) that can do basic read/write/wait commands. Used to configure the DDR3 controller w/o firmware.
## Not included:
* Other framebuffers: SBusFPGA has other framebuffers (1-bit bw2, 8-bit cg3, accelerated 8-bit cg6) that 'emaulate' (in a limited way) vintage framebuffers. SBus-specific.
* TRNG: a small True Random Number Generator, based on an old version of the neorv32's trng. Should be moved here, currently only in SBusFPGA.
* USB: Dolu1990's OHCI USB controller & standard Litex wrapper.
* SDRAM: standard LiteDRAM controller.
* Crypto engine: a very customized version of the Betrusted.IO crypto engine, featuring AES and GCM support and a Load/Store unit. Should be moved here, currently only in SBusFPGA.
* sdcard: standard LiteSDCard controller.