github.com/rdolbeau.VintageBusFPGA_Common
1
0
Fork 0
mirror of https://github.com/rdolbeau/VintageBusFPGA_Common.git synced 2026-04-13 23:33:43 +00:00
Code Issues Packages Projects Releases Wiki Activity

typo

Browse Source
This commit is contained in:
Romain Dolbeau
2023-11-18 13:18:58 +01:00
parent d1f23d5d20
commit 4da55815b0
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
MacPeriphSoC.py
View File

@@ -146,7 +146,7 @@ class MacPeriphSoC(SoCCore):
with_mmap=True, with_master=False)
try:
# get and set the signal if we're on 2.12
fx2_sloe = platform.request("fx2_sloe", 0)
fx2_sloe = self.platform.request("fx2_sloe", 0)
self.comb += [ fx2_sloe.eq(1), ] # force the FX2 side of the GPIF/FIFO interface to read, so we can access the flash
except:
# if the signal is not defined, we're on a 2.13 and don't need it