github.com/rdolbeau.VintageBusFPGA_Common
1
0
Fork 0
mirror of https://github.com/rdolbeau/VintageBusFPGA_Common.git synced 2026-02-02 06:10:56 +00:00
Code Issues Packages Projects Releases Wiki Activity

LC32FPGA, board-based name

Browse Source
This commit is contained in:
Romain Dolbeau
2024-05-18 10:16:59 +02:00
parent 56129b4ddc
commit 662a4bed68
4 changed files with 16 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
DeclROM/NuBusFPGADrvr_Ctrl.c
View File

@@ -135,7 +135,7 @@ OSErr cNuBusFPGACtl(CntrlParamPtr pb, /* DCtlPtr */ AuxDCEPtr dce)
/* dStore->shadowClut[idx*3+1] = (*vdentry)->csTable[i].rgb.green; */
/* dStore->shadowClut[idx*3+2] = (*vdentry)->csTable[i].rgb.blue; */
write_reg(dce, GOBOFB_LUT_ADDR, idx);
write_reg(dce, GOBOFB_LUT_ADDR, (idx & 0xFF));
write_reg(dce, GOBOFB_LUT, dStore->gamma.gFormulaData[0][(*vdentry)->csTable[i].rgb.red>>8 & 0xFF]);
write_reg(dce, GOBOFB_LUT, dStore->gamma.gFormulaData[1][(*vdentry)->csTable[i].rgb.green>>8 & 0xFF]);
write_reg(dce, GOBOFB_LUT, dStore->gamma.gFormulaData[2][(*vdentry)->csTable[i].rgb.blue>>8 & 0xFF]);
@@ -373,6 +373,9 @@ OSErr cNuBusFPGACtl(CntrlParamPtr pb, /* DCtlPtr */ AuxDCEPtr dce)
#elif defined(IISIFPGA)
#include "../../iisifpga_csr_goblin.h"
#include "../../iisifpga_csr_crg.h"
#elif defined(LC32FPGA)
#include "../../lc32fpga_csr_goblin.h"
#include "../../lc32fpga_csr_crg.h"
#elif defined(QUADRAFPGA)
#include "../../quadrafpga_csr_crg.h"
#include "../../quadrafpga_csr_goblin.h"

3
DeclROM/NuBusFPGAPrimaryInit_RamInit.c
View File

@@ -8,6 +8,9 @@
#elif defined(IISIFPGA)
#include "../../iisifpga_csr_ddrphy.h"
#include "../../iisifpga_csr_sdram.h"
#elif defined(LC32FPGA)
#include "../../lc32fpga_csr_ddrphy.h"
#include "../../lc32fpga_csr_sdram.h"
#elif defined(QUADRAFPGA)
#include "../../quadrafpga_csr_ddrphy.h"
#include "../../quadrafpga_csr_sdram.h"

7
DeclROM/NuBusFPGASDCardDrvr.h
View File

@@ -39,6 +39,13 @@ struct SDCardContext {
#include "../../iisifpga_csr_sdmem2block.h"
#include "../../iisifpga_csr_sdphy.h"
//#include "../../iisifpga_csr_exchange_with_sd.h"
#elif defined(LC32FPGA)
#include "../../lc32fpga_csr_sdblock2mem.h"
#include "../../lc32fpga_csr_sdcore.h"
//#include "../../lc32fpga_csr_sdirq.h"
#include "../../lc32fpga_csr_sdmem2block.h"
#include "../../lc32fpga_csr_sdphy.h"
//#include "../../lc32fpga_csr_exchange_with_sd.h"
#elif defined(QUADRAFPGA)
#include "../../quadrafpga_csr_sdblock2mem.h"
#include "../../quadrafpga_csr_sdcore.h"

5
DeclROM/vid_decl_rom.s
View File

@@ -42,7 +42,6 @@ _BoardName:
ALIGN 2
/* _VidICON ; optional icon, not needed */
/* _sVidNameDir ; optional name(s), not needed */
.section .text.primary_init
/* _sPInitRec: */
@@ -80,8 +79,8 @@ _VendorId:
.string "Romain Dolbeau\0" /* vendor ID */
_SerialNum:
.string "0000000001\0" /* serial number */
_RevLevel:
.string "NuBusFPGA V1.0\0" /* revision level */
_RevLevel:
.include "../../board.inc"
_PartNum:
.string "Part Number\0" /* part number */
_Date: