mirror of
https://github.com/wfjm/w11.git
synced 2026-04-27 12:39:59 +00:00
4732555297
- new reference system
- switched from ISE 13.3 to 14.7.
- map/par behaviour changed, unfortunately unfavorably for w11a.
On Nexys3 no timing closure anymore for 80 MHz, only 72 MHz can
be achieved now.
- new man pages (in doc/man/man1/)
- support for Spartan-6 CMTs in PLL and DCM mode
44 lines
1.5 KiB
Plaintext
44 lines
1.5 KiB
Plaintext
FLOWTYPE = FPGA_SYNTHESIS;
|
|
#
|
|
# $Id: syn_s3_speed.opt 540 2013-10-13 18:42:50Z mueller $
|
|
#
|
|
# Revision History:
|
|
# Date Rev Version Comment
|
|
# 2013-10-05 540 1.2 use -shreg_extract NO to avoid shreg capture flops
|
|
# 2011-08-13 405 1.1 renamed, moved to rtl/make;
|
|
# 2007-07-20 67 1.0 Initial version
|
|
#
|
|
# Derived from ISE xst_vhdl.opt
|
|
#
|
|
# ----------------------------------------------------------------------------
|
|
# Options for XST
|
|
#
|
|
Program xst
|
|
-ifn <design>_xst.scr; # input XST script file
|
|
-ofn <design>_xst.log; # output XST log file
|
|
-intstyle xflow; # Message Reporting Style
|
|
#
|
|
# ParamFile lists the XST Properties that can be set by the user.
|
|
#
|
|
ParamFile: <design>_xst.scr
|
|
"run";
|
|
#
|
|
# Global Synthesis Options
|
|
#
|
|
"-ifn <synthdesign>"; # Input/Project File Name
|
|
"-ifmt VHDL"; # Input Format (Verilog or VHDL)
|
|
"-ofn <design>"; # Output File Name
|
|
"-ofmt ngc"; # Output File Format
|
|
"-p <partname>"; # Target Device
|
|
"-opt_mode SPEED"; # Optimization Criteria # AREA or SPEED
|
|
"-opt_level 2"; # Optimization Effort Criteria: 2=High
|
|
## "-shreg_min_size 3"; # not available for Spartan-3 !!
|
|
"-shreg_extract NO"; # --> switch shreg extrtaction off instead
|
|
"-uc <design>.xcf"; # Constraint File name
|
|
#
|
|
# The following are HDL Options
|
|
#
|
|
End ParamFile
|
|
End Program xst
|
|
#
|