wfjm
563e230a6a
get Nexys A7 working and integrated
- rtl/bplib
- arty/migui_arty_gsim.vhd: cosmetics
- nexys4d/mig_a.prj: BUGFIX: SysResetPolarity ACTIVE HIGH; InputClk 100 MHz
- nexys4d/migui_nexys4d_gsim.vhd: cosmetics
- rtl/sys_gen
- tst_mig/nexys4d/sys_tst_mig_n4d: use 100 MHz MIG SYS_CLK; add clock monitor
- tst_sram/nexys4d/sys_tst_sram_n4d: use 100 MHz MIG SYS_CLK
- w11a/nexys4d/sys_w11a_n4d: use 100 MHz MIG SYS_CLK
- */nexys4*/tb/tbrun.yml: drop n4 from, add n4d to default
- tools/exptest/sys
- sys_w11a_arty_setup.tcl: add missing memsize definition
- sys_w11a_{br_arty,br_n4d,n4d}_setup.tcl: added
2019-08-10 19:03:47 +02:00
..
2016-12-17 16:28:37 +01:00
2018-08-11 07:49:06 +02:00
2018-05-27 11:19:30 +02:00
2018-05-27 11:19:30 +02:00
2019-08-10 19:03:47 +02:00
2016-12-22 16:57:26 +01:00
2016-12-22 12:03:34 +01:00
2016-12-27 23:35:12 +01:00
2016-12-27 23:35:12 +01:00
2019-04-24 11:40:28 +02:00
2016-12-22 12:03:34 +01:00
2018-05-27 11:19:30 +02:00
2016-12-22 12:03:34 +01:00
2019-06-01 14:08:09 +02:00
2017-04-01 14:59:17 +02:00
2018-12-19 11:53:54 +01:00
2018-05-27 11:19:30 +02:00
2019-02-01 18:43:16 +01:00
2019-07-27 09:37:03 +02:00
2016-12-22 12:03:34 +01:00
2016-12-22 12:03:34 +01:00
2016-12-22 12:03:34 +01:00
2019-06-10 15:37:46 +02:00
2019-06-01 14:08:09 +02:00
2019-07-26 18:06:36 +02:00
2016-12-22 12:03:34 +01:00
2018-05-27 11:19:30 +02:00