mirror of
https://github.com/wfjm/w11.git
synced 2026-02-21 23:18:07 +00:00
2b5cfb7d96
- xsim support complete (but many issues to be resolved yet) - Added configurable w11a cache - Removed some never documented and now strategically obsolete designs
67 lines
1.9 KiB
VHDL
67 lines
1.9 KiB
VHDL
-- $Id: cdc_vector_s0.vhd 759 2016-04-09 10:13:57Z mueller $
|
|
--
|
|
-- Copyright 2016- by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
|
|
--
|
|
-- This program is free software; you may redistribute and/or modify it under
|
|
-- the terms of the GNU General Public License as published by the Free
|
|
-- Software Foundation, either version 2, or at your option any later version.
|
|
--
|
|
-- This program is distributed in the hope that it will be useful, but
|
|
-- WITHOUT ANY WARRANTY, without even the implied warranty of MERCHANTABILITY
|
|
-- or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
|
-- for complete details.
|
|
--
|
|
------------------------------------------------------------------------------
|
|
-- Module Name: cdc_vector_s0 - syn
|
|
-- Description: clock domain crossing for a vector, 1 stage
|
|
--
|
|
-- Dependencies: -
|
|
-- Test bench: -
|
|
-- Target Devices: generic
|
|
-- Tool versions: viv 2015.4; ghdl 0.33
|
|
-- Revision History:
|
|
-- Date Rev Version Comment
|
|
-- 2016-04-08 459 1.0 Initial version
|
|
--
|
|
------------------------------------------------------------------------------
|
|
|
|
library ieee;
|
|
use ieee.std_logic_1164.all;
|
|
|
|
use work.slvtypes.all;
|
|
|
|
entity cdc_vector_s0 is -- cdc for vector (1 stage)
|
|
generic (
|
|
DWIDTH : positive := 16); -- data port width
|
|
port (
|
|
CLKO : in slbit; -- O|output clock
|
|
DI : in slv(DWIDTH-1 downto 0); -- I|input data
|
|
DO : out slv(DWIDTH-1 downto 0) -- O|output data
|
|
);
|
|
end entity cdc_vector_s0;
|
|
|
|
|
|
architecture syn of cdc_vector_s0 is
|
|
|
|
subtype d_range is integer range DWIDTH-1 downto 0;
|
|
|
|
signal R_DO_S0 : slv(d_range) := (others=>'0');
|
|
|
|
attribute ASYNC_REG: string;
|
|
|
|
attribute ASYNC_REG of R_DO_S0 : signal is "true";
|
|
|
|
begin
|
|
|
|
proc_regs: process (CLKO)
|
|
begin
|
|
if rising_edge(CLKO) then
|
|
R_DO_S0 <= DI; -- synch 0: CLKI->CLKO
|
|
end if;
|
|
end process proc_regs;
|
|
|
|
DO <= R_DO_S0;
|
|
|
|
end syn;
|
|
|