github.com/wfjm.w11
1
0
Fork 0
mirror of https://github.com/wfjm/w11.git synced 2026-02-14 12:14:43 +00:00
Code Issues Releases Wiki Activity
Files
fefa952a4dcd50ce4b2d68adc6dabdacdaf9ec00
wfjm.w11/tools/tbench/w11a_pcnt/test_pcnt_codes.tcl
wfjm 706abfa8cc finalize kw11p and dmpcnt tbench
2018-10-14 15:04:53 +02:00

485 lines
12 KiB
Tcl
Raw Blame History

# $Id: test_pcnt_codes.tcl 1056 2018-10-13 16:01:17Z mueller $
#
# Copyright 2018- by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
# License disclaimer see License.txt in $RETROBASE directory
#
# Revision History:
# Date Rev Version Comment
# 2018-10-13 1055 1.0 Initial version
# 2018-10-06 1053 0.1 First draft
#
# Test perf counter functionality with test codes
# ----------------------------------------------------------------------------
rlc log "test_pcnt_codes: test counters --------------------------------------"
if {[$cpu get haspcnt] == 0} {
rlc log " test_pcnt_regs-W: no pcnt unit found, test aborted"
return
}
# define tmpproc to veriy test result
proc tmpproc_check {cpu args} {
# determine pcnt index range to read
set imin 31
set imax 0
foreach {nam val} $args {
if {! [info exists rw11::pcnt_cindex($nam)]} {
rlc log "FAIL: invalid counter name '$nam'"
rlc errcnt -inc
return
}
set i $rw11::pcnt_cindex($nam)
set imin [expr {min($imin,$i)}]
set imax [expr {max($imax,$i)}]
}
set nwrd [expr {2*($imax-$imin+1)}]
if {$nwrd <= 0} {
rlc log "FAIL: no counters to inspect"
rlc errcnt -inc
return
}
# stop dmpcnt and read counters
$cpu cp \
-wreg pc.cntl [regbld rw11::PC_CNTL {func "STO"}] \
-wreg pc.cntl [regbldkv rw11::PC_CNTL func "LOA" caddr $imin ainc 1] \
-rreg pc.stat -edata [regbldkv rw11::PC_STAT caddr $imin waddr 0 ainc 1] \
-rblk pc.data $nwrd pcnt
## puts [rw11::pc_printraw]
# inspect counters
foreach {nam exp} $args {
set i0 [expr {2*($rw11::pcnt_cindex($nam)-$imin)}]
set i1 [expr {$i0+1}]
set v [expr {[lindex $pcnt $i0] + 65536.*[lindex $pcnt $i1]}]
if {$exp >= 0} {
if {$v != $exp} {
rlc log -bare \
[format "FAIL: $nam expect == $exp, found %1.0f" $v]
rlc errcnt -inc
}
} else {
if {$v < -$exp} {
rlc log -bare \
[format "FAIL: $nam expect >= %d, found %1.0f" [expr {-$exp}] $v]
rlc errcnt -inc
}
}
}
}
# define tmpproc to execute test
proc tmpproc_dotest {cpu code args} {
# compile and load code
$cpu cp -creset
$cpu ldasm -lst lst -sym sym $code
# clear and start dmpcnt
$cpu cp \
-wreg pc.cntl [regbld rw11::PC_CNTL {func "CLR"}] \
-wreg pc.cntl [regbld rw11::PC_CNTL {func "STA"}]
# run code
rw11::asmrun $cpu sym
rw11::asmwait $cpu sym
tmpproc_check $cpu {*}$args
}
# -- Section A ---------------------------------------------------------------
rlc log " A: rbus and ibus counters ---------------------------------"
rlc log " A1: rbus write -------------------------------------"
$cpu cp -creset
$cpu cp \
-wreg pc.cntl [regbld rw11::PC_CNTL {func "CLR"}] \
-wreg pc.cntl [regbld rw11::PC_CNTL {func "STA"}] \
-wal 002000 \
-bwm {0200 0201 0202 0203 0204 0205 0206 0207
0210 0211 0212 0213 0214 0215 0216 0217} \
-wreg pc.cntl [regbld rw11::PC_CNTL {func "STO"}]
# rb_wr: 18 = 1(wal) + 16(bwm) + 1(wreg)
tmpproc_check $cpu \
rb_rd 0 \
rb_wr 18
rlc log " A2: rbus read --------------------------------------"
$cpu cp \
-wreg pc.cntl [regbld rw11::PC_CNTL {func "CLR"}] \
-wreg pc.cntl [regbld rw11::PC_CNTL {func "STA"}] \
-wal 002000 \
-brm 16 -edata {0200 0201 0202 0203 0204 0205 0206 0207
0210 0211 0212 0213 0214 0215 0216 0217} \
-wreg pc.cntl [regbld rw11::PC_CNTL {func "STO"}]
# rb_rd: 16 = 16(brm)
# rb_wr: 2 = 1(wal) + 1(wreg)
tmpproc_check $cpu \
rb_rd 16 \
rb_wr 2
rlc log " A3: ibus via rbus write ----------------------------"
# use MMU user mode address descriptor registers as target
$cpu cp -creset
$cpu cp \
-wreg pc.cntl [regbld rw11::PC_CNTL {func "CLR"}] \
-wreg pc.cntl [regbld rw11::PC_CNTL {func "STA"}] \
-wal $rw11::A_SAR_UM \
-bwm {0200 0201 0202 0203 0204 0205 0206 0207
0210 0211 0212 0213 0214 0215 0216 0217} \
-wreg pc.cntl [regbld rw11::PC_CNTL {func "STO"}]
# rb_wr: 18 = 1(wal) + 16(bwm) + 1(wreg)
tmpproc_check $cpu \
ib_rd 0 \
ib_wr 16 \
rb_rd 0 \
rb_wr 18
rlc log " A4: ibus via rbus read -----------------------------"
# use MMU user mode address descriptor registers as target
$cpu cp \
-wreg pc.cntl [regbld rw11::PC_CNTL {func "CLR"}] \
-wreg pc.cntl [regbld rw11::PC_CNTL {func "STA"}] \
-wal $rw11::A_SAR_UM \
-brm 16 -edata {0200 0201 0202 0203 0204 0205 0206 0207
0210 0211 0212 0213 0214 0215 0216 0217} \
-wreg pc.cntl [regbld rw11::PC_CNTL {func "STO"}]
# rb_rd: 16 = 16(brm)
# rb_wr: 2 = 1(wal) + 1(wreg)
tmpproc_check $cpu \
ib_rd 16 \
ib_wr 0 \
rb_rd 16 \
rb_wr 2
# -- Section B ---------------------------------------------------------------
rlc log " B: plain kernel mode codes --------------------------------"
rlc log " B1: plain sob loop ---------------------------------"
set code {
. = 1000
stack:
start: mov #32.,r0
1$: sob r0,1$
halt
stop:
}
# cpu_idec: 34 = 32(sob) + 2(mov+halt)
# ca_rd: 35 = 2(mov) + 32(sob) + 1(halt)
tmpproc_dotest $cpu $code \
cpu_km_prix 0 \
cpu_km_pri0 -1 \
cpu_km_wait 0 \
cpu_sm 0 \
cpu_um 0 \
cpu_idec 34 \
cpu_vfetch 0 \
cpu_irupt 0 \
cpu_pcload 31 \
ca_rd 35 \
ca_wr 0 \
ca_rdhit 35 \
ca_wrhit 0 \
ca_rdmem 0 \
ca_wrmem 0
rlc log " B2: sob + inc R loop -------------------------------"
set code {
. = 1000
stack:
start: mov #32.,r0
clr r1
1$: inc r1
sob r0,1$
halt
stop:
}
# cpu_idec: 67 = 64(inc+sob) + 2(mov+clr+halt)
# ca_rd: 68 = 3(mov+clr) + 64(inc+sob) + 1(halt)
tmpproc_dotest $cpu $code \
cpu_km_prix 0 \
cpu_km_pri0 -1 \
cpu_km_wait 0 \
cpu_sm 0 \
cpu_um 0 \
cpu_idec 67 \
cpu_pcload 31 \
cpu_vfetch 0 \
cpu_irupt 0 \
ca_rd 68 \
ca_wr 0 \
ca_rdhit 68 \
ca_wrhit 0 \
ca_rdmem 0 \
ca_wrmem 0
rlc log " B3: sob + inc mem loop -----------------------------"
set code {
. = 1000
stack:
start: mov #32.,r0
clr cnt
1$: inc cnt
sob r0,1$
halt
stop:
cnt: .word 0
}
# cpu_idec: 67 = 64(inc+sob) + 2(mov+clr+halt)
# ca_rd: 133 = 4(mov+clr) + 128(inc+sob) + 1(halt)
tmpproc_dotest $cpu $code \
cpu_km_prix 0 \
cpu_km_pri0 -1 \
cpu_km_wait 0 \
cpu_sm 0 \
cpu_um 0 \
cpu_idec 67 \
cpu_pcload 31 \
cpu_vfetch 0 \
cpu_irupt 0 \
ca_rd 133 \
ca_wr 33 \
ca_rdhit 133 \
ca_wrhit 33 \
ca_rdmem 0 \
ca_wrmem 33
rlc log " B4: dec+bne+inc @#ibus loop (test ibus access) -----"
# use usr d page addr register (16 bit read/write) as easy ibus target
set code {
.include |lib/defs_mmu.mac|
. = 1000
stack:
start: mov #32.,r0
clr @#udpar
1$: inc @#udpar
dec r0
bne 1$
halt
stop:
cnt: .word 0
}
# cpu_idec: 99 = 96(inc+dec+bne) + 3(mov+clr+halt)
# ca_rd: 101 = 4(mov+clr) + 128(inc+dec+bne) + 1(halt)
tmpproc_dotest $cpu $code \
cpu_km_prix 0 \
cpu_km_pri0 -1 \
cpu_km_wait 0 \
cpu_sm 0 \
cpu_um 0 \
cpu_idec 99 \
cpu_pcload 31 \
cpu_vfetch 0 \
cpu_irupt 0 \
ca_rd 133 \
ca_wr 0 \
ca_rdhit 133 \
ca_wrhit 0 \
ca_rdmem 0 \
ca_wrmem 0 \
ib_rd 32 \
ib_wr 33
# -- Section C ---------------------------------------------------------------
rlc log " C: test kern pri>0, super and user mode -------------------"
rlc log " C1: kernel pri > 0 ---------------------------------"
set code {
.include |lib/defs_cpu.mac|
. = 1000
stack:
start: mov #cp.pr7,@#cp.psw
nop
nop
nop
nop
mov #cp.pr0,@#cp.psw
halt
stop:
}
tmpproc_dotest $cpu $code \
cpu_km_prix -1 \
cpu_km_pri0 -4 \
cpu_km_wait 0 \
cpu_sm 0 \
cpu_um 0 \
cpu_idec 7 \
cpu_vfetch 0 \
cpu_irupt 0 \
cpu_pcload 0 \
ca_rd 11 \
ca_wr 0 \
ca_rdhit 11 \
ca_wrhit 0 \
ca_rdmem 0 \
ca_wrmem 0
rlc log " C2: supervisor mode --------------------------------"
set code {
.include |lib/defs_cpu.mac|
. = 1000
stack:
start: mov #cp.cms,@#cp.psw
nop
nop
nop
nop
mov #cp.pr0,@#cp.psw
halt
stop:
}
tmpproc_dotest $cpu $code \
cpu_km_prix 0 \
cpu_km_pri0 -1 \
cpu_km_wait 0 \
cpu_sm -4 \
cpu_um 0 \
cpu_idec 7 \
cpu_vfetch 0 \
cpu_irupt 0 \
cpu_pcload 0 \
ca_rd 11 \
ca_wr 0 \
ca_rdhit 11 \
ca_wrhit 0 \
ca_rdmem 0 \
ca_wrmem 0
rlc log " C3: user mode --------------------------------------"
set code {
.include |lib/defs_cpu.mac|
. = 1000
stack:
start: mov #cp.cmu,@#cp.psw
nop
nop
nop
nop
mov #cp.pr0,@#cp.psw
halt
stop:
}
tmpproc_dotest $cpu $code \
cpu_km_prix 0 \
cpu_km_pri0 -1 \
cpu_km_wait 0 \
cpu_sm 0 \
cpu_um -4 \
cpu_idec 7 \
cpu_vfetch 0 \
cpu_irupt 0 \
cpu_pcload 0 \
ca_rd 11 \
ca_wr 0 \
ca_rdhit 11 \
ca_wrhit 0 \
ca_rdmem 0 \
ca_wrmem 0
# -- Section D ---------------------------------------------------------------
rlc log " D: test vector fetch --------------------------------------"
rlc log " D1: vector via trap instruction --------------------"
set code {
.include |lib/vec_cpucatch.mac|
. = 1000
stack:
start: mov #vh.trp,@#v..trp
mov #vh.emt,@#v..emt
clr r0
trap 1
emt 1
trap 2
emt 2
halt
stop:
vh.trp: rti
vh.emt: inc r0
rti
}
# cpu_idec: 14 = 8(main) +2*1(trap) + 2*2(emt)
# ca_rd: 34 = 14+4(code) + 4*2(trap+emt) + 4*2(rti)
# ca_wr: 34 = 2(code) + 4*2(trap+emt)
# ca_pcload: 8 = 4(trap+emt) + 4(rti)
tmpproc_dotest $cpu $code \
cpu_km_prix 0 \
cpu_km_pri0 -1 \
cpu_km_wait 0 \
cpu_sm 0 \
cpu_um 0 \
cpu_idec 14 \
cpu_vfetch 4 \
cpu_irupt 0 \
cpu_pcload 8 \
ca_rd 34 \
ca_wr 10 \
ca_rdhit 34 \
ca_wrhit 10 \
ca_rdmem 0 \
ca_wrmem 10
# -- Section E ---------------------------------------------------------------
rlc log " E: test interrupts (via kw11p if avaialable) --------------"
if {[$cpu get haskw11p] == 0} {
rlc log " test_pcnt_codes-W: no kw11p unit found, test skipped"
return
}
# setup three interrupts after 20 ticks of extevt counter
# code lifted from test_kw11p_int
set code {
.include |lib/defs_cpu.mac|
.include |lib/defs_kwp.mac|
;
.include |lib/vec_cpucatch.mac|
;
. = 000104 ; setup KW11-P interrupt vector
v..kwp: .word vh.kwp
.word cp.pr7
. = 1000 ; data area
stack:
. = 2000 ; code area
start: spl 7 ; lock out interrupts
;
mov #3,r1 ; setup interrupt counter
mov #20.,@#kw.csb ; load kw11-p counter
mov #<kw.ie+kw.mod+kw.rex+kw.run>,@#kw.csr ; setup: extevt dn rep
spl 0 ; allow interrupts
mov #70.,r0; ; timeout after 70 instructions
1$: sob r0,1$ ; wait some time
halt ; HALT if no interrupt seen
;
vh.kwp: dec r1 ; count interrupts
beq 2$ ; if eq three interrupts seen
rti ; otherwise continue
2$: halt ; HALT if done
stop:
}
tmpproc_dotest $cpu $code \
cpu_km_prix -1 \
cpu_km_pri0 -1 \
cpu_km_wait 0 \
cpu_sm 0 \
cpu_um 0 \
cpu_vfetch 3 \
cpu_irupt 3
Reference in New Issue View Git Blame Copy Permalink