1
0
mirror of https://github.com/Gehstock/Mist_FPGA.git synced 2026-02-01 22:32:06 +00:00

MiST: fix data_io upload

This commit is contained in:
Gyorgy Szombathelyi
2020-12-11 15:24:59 +01:00
parent 2c442684df
commit f97d946dd2

View File

@@ -73,7 +73,8 @@ always@(negedge SPI_SCK or posedge SPI_SS2) begin : SPI_TRANSMITTER
if(SPI_SS2) begin
SPI_DO <= 1'bZ;
end else begin
{SPI_DO, dout_r} <= (cnt == 15) ? {dout_r[7], ioctl_din} : {dout_r, 1'b0};
if (cnt == 15) dout_r <= ioctl_din;
SPI_DO <= dout_r[~cnt[2:0]];
end
end