github.com/Gehstock.Mist_FPGA
1
0
Fork 0
mirror of https://github.com/Gehstock/Mist_FPGA.git synced 2026-02-02 06:40:51 +00:00
Code Issues Releases Wiki Activity
1,222 Commits 1 Branch 0 Tags
baea2bf5bbd9a246f0ffd5e5fb4d1709170fcbd2
Commit Graph

10 Commits

Author SHA1 Message Date
Gyorgy Szombathelyi
fe94350806 Update MiST modules 2022-10-09 18:13:55 +02:00
Gyorgy Szombathelyi
bbd38ee214 MiST: further update of common modules 2020-12-20 16:27:44 +01:00
Gyorgy Szombathelyi
f97d946dd2 MiST: fix data_io upload 2020-12-20 16:18:18 +01:00
Gyorgy Szombathelyi
5b8795a621 MiST: simplify data_io a bit 2020-12-20 16:18:18 +01:00
Gyorgy Szombathelyi
6478ee115d MiST: add FPGA->ARM transfer 2020-12-20 16:18:18 +01:00
Gyorgy Szombathelyi
af6a0511e5 Update MiST components 2020-07-12 18:54:53 +02:00
Marcel
156dbc1de7 data_io: prevent spurious wr signal with power-up-don't care 2020-05-24 03:22:13 +02:00
Gyorgy Szombathelyi
4d75414b64 MiST: update data_io 2020-03-19 13:20:24 +01:00
Gyorgy Szombathelyi
07b518c502 MiST: update data_io with direct upload 2020-02-14 16:01:29 +01:00
Marcel
7814ab67db Some Changes 2019-06-11 20:31:33 +02:00