1
0
mirror of https://github.com/Gehstock/Mist_FPGA.git synced 2026-03-05 10:43:41 +00:00
Gyorgy Szombathelyi a9e7fcf946 Remove generated build_id.v files
They're always conflicting after a synthesis
2019-06-05 17:42:30 +02:00
2018-01-22 11:32:25 +01:00
2019-05-31 18:46:58 +02:00
Description
No description provided
478 MiB
Languages
VHDL 66.6%
Verilog 19.2%
SystemVerilog 11.7%
Tcl 2.1%
Batchfile 0.2%
Other 0.1%