github.com/YosysHQ.nextpnr
1
0
Fork 0
mirror of https://github.com/YosysHQ/nextpnr.git synced 2026-02-16 04:43:16 +00:00
Code Issues Releases Wiki Activity

Make code more c++ compliant

Browse Source
This commit is contained in:
Miodrag Milanovic
2025-06-29 15:26:56 +02:00
parent 04cbf65074
commit 4a92942acb
2 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
himbaechel/uarch/gatemate/bitstream.cc
View File

@@ -221,7 +221,7 @@ struct BitstreamBackend
{
ChipConfig cc;
cc.chip_name = device;
int bank[uarch->dies][9] = {0};
std::vector<std::vector<int>> bank(uarch->dies, std::vector<int>(9, 0));
for (auto &cell : ctx->cells) {
CfgLoc loc = get_config_loc(cell.second.get()->bel.tile);
auto &params = cell.second.get()->params;

2
himbaechel/uarch/gatemate/pack_clocking.cc
View File

@@ -329,7 +329,7 @@ void GateMatePacker::remove_clocking()
void GateMatePacker::pack_pll()
{
int pll_index[uarch->dies] = {0};
std::vector<int> pll_index(uarch->dies, 0);
log_info("Packing PLLss..\n");
for (auto &cell : ctx->cells) {
CellInfo &ci = *cell.second;