1
0
mirror of https://github.com/YosysHQ/nextpnr.git synced 2026-03-02 09:56:35 +00:00

Commit Graph

  • 06d58e6eed Merge pull request #855 from galibert/master gatecat 2021-10-28 11:06:32 +01:00
  • d51c559ab8 mistral: Sync with yet another reorganization Olivier Galibert 2021-10-28 10:59:17 +02:00
  • 80a14592a0 Merge pull request #852 from yrabbit/pr-gowin-alu gatecat 2021-10-22 16:08:35 +01:00
  • e9f3946d58 gowin: Explicitly initialize the y in the cluster YRabbit 2021-10-22 23:27:36 +10:00
  • f52fd6a272 gowin: Add ALU support. YRabbit 2021-10-22 14:41:18 +10:00
  • 013f3e0b39 interchange: Bump prjoxide version gatecat 2021-10-20 13:50:33 +01:00
  • 840aee7e0e Merge pull request #851 from galibert/master gatecat 2021-10-19 22:06:18 +01:00
  • a0f1522167 Normalize formatting Olivier Galibert 2021-10-19 22:36:25 +02:00
  • 8d330f1dc7 mistral: Use the iterators Olivier Galibert 2021-10-19 22:19:18 +02:00
  • 3b99db294f Merge pull request #848 from galibert/master gatecat 2021-10-17 19:02:25 +01:00
  • d90de7f696 Sync mistral version in CI Olivier Galibert 2021-10-17 19:11:37 +02:00
  • 6bd1ab41b7 Merge pull request #849 from galibert/cyclonev-oscillator gatecat 2021-10-17 15:42:30 +01:00
  • f88c119461 mistral: Add internal oscillator support Olivier Galibert 2021-10-17 14:22:44 +02:00
  • 60833abd3b mistral: Support the new routes-to-bin intermediate tool generation Olivier Galibert 2021-10-17 11:26:06 +02:00
  • c71a20e805 Merge pull request #847 from galibert/master gatecat 2021-10-15 14:01:04 +01:00
  • bfd61411e7 cyclonev_hps_interface_mpu_general_purpose: Use a id_ identifier Olivier Galibert 2021-10-15 12:05:24 +02:00
  • 206bb07506 mistral: Add support for cyclonev_hps_interface_mpu_general_purpose Olivier Galibert 2021-10-14 17:04:32 +02:00
  • 4e1f2d7deb Merge pull request #845 from YosysHQ/gatecat/mlab-cluster-fix gatecat 2021-10-11 21:07:41 +01:00
  • 15c10796bd mistral: Fix MLAB clustering gatecat 2021-10-11 20:12:08 +01:00
  • dd2c5942a4 clangformat gatecat 2021-10-11 19:35:02 +01:00
  • 349cbdf9da Merge pull request #843 from Ravenslofty/lofty/mistral-basic-timing gatecat 2021-10-11 14:35:28 +01:00
  • 0a0c9393c1 mistral: very basic timing info Lofty 2021-10-09 20:48:31 +01:00
  • 9963f76583 Merge pull request #844 from pepijndevos/patch-2 gatecat 2021-10-10 20:27:21 +01:00
  • 603f44e947 Gowin: more clearly mark dummy pips Pepijn de Vos 2021-10-10 18:11:02 +02:00
  • e546cd00de Merge pull request #842 from yrabbit/delays gatecat 2021-10-09 21:52:18 +01:00
  • 8ad74edd66 router2: Disable criticality sorting towards end of routing gatecat 2021-10-09 20:56:45 +01:00
  • 95217e7dd2 Merge branch 'master' into delays YRabbit 2021-10-09 20:33:48 +10:00
  • bfe9cd548a gowin: Replace the zero delays with reasonable values. YRabbit 2021-10-09 20:26:18 +10:00
  • 520aec3ef4 Merge pull request #841 from Ravenslofty/lofty/mistral-cleanup gatecat 2021-10-08 18:00:13 +01:00
  • 4c8a8003d3 mistral: clean up bel init slightly Lofty 2021-10-08 15:21:21 +01:00
  • b749ef5f56 hashlib: Support for std::array keys gatecat 2021-10-07 16:55:20 +01:00
  • 74e7beb5e1 Merge pull request #839 from yrabbit/wide-luts gatecat 2021-10-07 13:08:01 +01:00
  • c72ea15472 gowin: add support for wide LUTs. YRabbit 2021-10-07 18:38:33 +10:00
  • 4f17a1711a Merge pull request #837 from YosysHQ/gatecat/mistral-mlab-2 gatecat 2021-10-05 13:59:36 +01:00
  • f5f7ef6864 mistral: Adding support for MLABs as memory gatecat 2021-10-03 19:33:07 +01:00
  • 9c32e2d852 Merge pull request #836 from YosysHQ/gatecat/mistral-mlab gatecat 2021-10-03 18:49:42 +01:00
  • fe31fba623 mistral: Add bel pins for MLAB write port gatecat 2021-10-03 15:18:41 +01:00
  • 4d97e29999 Merge pull request #834 from YosysHQ/gatecat/cygwin gatecat 2021-10-01 17:11:59 +01:00
  • 211b6b6b06 Fix Cygwin build gatecat 2021-10-01 12:37:12 +01:00
  • 5ae9eeba18 Merge pull request #833 from antmicro/interchange-fix-uninitialized-memory-bug gatecat 2021-10-01 12:38:05 +01:00
  • a3ba83fce3 interchange: fix uninitialized memory bug in cluster placement Alessandro Comodi 2021-10-01 11:53:56 +02:00
  • 7550b60069 Merge pull request #828 from YosysHQ/gatecat/interchange-warn-fix gatecat 2021-09-30 11:05:32 +01:00
  • bd137a8b50 Merge pull request #810 from antmicro/write-timing-report gatecat 2021-09-29 15:10:28 +01:00
  • 1db3a87c62 Code formatting Maciej Kurc 2021-09-29 14:59:09 +02:00
  • 76f5874ffc Brought back printout of critical path source file references, added clk-to-q, source and setup segment types Maciej Kurc 2021-09-29 10:16:45 +02:00
  • 8b3e6711bc Merge pull request #830 from yrabbit/mistype gatecat 2021-09-29 06:40:30 +01:00
  • ddc368f0dd Fix mistype. YRabbit 2021-09-29 14:21:06 +10:00
  • 1ed692aca9 Shifted moving of data containers after printing Maciej Kurc 2021-09-28 18:01:30 +02:00
  • 9018782eaa Added a commandline option controlled writeout of per-net timing details Maciej Kurc 2021-09-28 17:38:12 +02:00
  • a9df3b425f Added description of the JSON report structure. Maciej Kurc 2021-09-28 17:24:43 +02:00
  • 6deff56e83 Moved timing result report storage to the context, added its writeout to the current utilization and fmax report Maciej Kurc 2021-09-28 17:01:28 +02:00
  • c6dc1f535a Added reporting critical paths in JSON format Maciej Kurc 2021-09-10 15:44:46 +02:00
  • d8571b6c00 Decoupled critical path report generation from its printing Maciej Kurc 2021-09-10 14:04:41 +02:00
  • 12adbb81b1 Switched to JSON format for timing analysis report Maciej Kurc 2021-09-10 10:00:44 +02:00
  • 99ae5ef38e Added writing a CSV report with timing analysis of each net branch Maciej Kurc 2021-09-09 15:50:03 +02:00
  • 19afb07370 interchange: Fix compile warnings gatecat 2021-09-28 09:54:17 +01:00
  • d89afc2aa6 ci: Enable -Werror for interchange arch gatecat 2021-09-28 09:42:25 +01:00
  • 9d8d3bdbc4 Merge pull request #827 from YosysHQ/gatecat/idstring-in gatecat 2021-09-27 22:03:11 +01:00
  • 0b0baf3446 idstring: Add 'in' function gatecat 2021-09-27 19:18:22 +01:00
  • 535b2490c4 Merge pull request #812 from antmicro/MacroCells gatecat 2021-09-27 17:50:55 +01:00
  • ea489f6d93 Fix small isses and code formatting Maciej Dudek 2021-09-27 16:16:33 +02:00
  • 9782a46a9b ci: Bump prjoxide version gatecat 2021-09-24 19:21:44 +01:00
  • d44b6acaa9 Merge pull request #826 from YosysHQ/gatecat/nexus-lutperm gatecat 2021-09-24 19:20:36 +01:00
  • 718ee441a0 nexus: Add resource cost overrides gatecat 2021-09-24 19:12:01 +01:00
  • ab6990f908 router2: Allow overriding resource costs gatecat 2021-09-24 19:11:37 +01:00
  • 502fcff765 nexus: LUT permutation support gatecat 2021-09-22 16:30:50 +01:00
  • 439ae9609b Break up macro_cluster_placement into smaller functions Maciej Dudek 2021-09-24 11:07:37 +02:00
  • 2de1ecfabe Update python-fpga-interchange to v0.0.20 Maciej Dudek 2021-09-23 15:05:05 +02:00
  • 44def159cc Fix AC-3 algorithm Maciej Dudek 2021-09-21 20:48:50 +02:00
  • b12119d8e8 Improve macro cluster placement Maciej Dudek 2021-09-21 00:59:52 +02:00
  • 94acf7a797 Change Cluster placement algorithm Use physical placement from device DB It should reduce runtime Maciej Dudek 2021-09-20 13:51:08 +02:00
  • 3cd459912a Adding MacroCell placement Maciej Dudek 2021-09-14 12:51:15 +02:00
  • fdcfe8cd81 Adding support for MacroCells Maciej Dudek 2021-08-30 11:12:49 +02:00
  • d9a71083e1 Merge pull request #825 from antmicro/chain_swap_fix gatecat 2021-09-23 14:10:46 +01:00
  • 24f13ec942 Merge pull request #822 from YosysHQ/gatecat/nexus-split-vcc gatecat 2021-09-23 13:04:04 +01:00
  • a886904540 Merge pull request #824 from YosysHQ/gatecat/py-sigint gatecat 2021-09-23 13:03:51 +01:00
  • 8c97cbe341 Fix chain swap Issue was due to dest_bels being not cleared between clusters unbindes, causing newly bind bels to be unbinded and having their old bel value changed to new bel value. Then when swap failed 2 cells were being bind to a single bel. Maciej Dudek 2021-09-23 13:58:22 +02:00
  • b2e9ce46f1 Merge pull request #823 from YosysHQ/gatecat/nexus-r1-tweaks gatecat 2021-09-22 22:04:56 +01:00
  • 562d02196c python: Restore SIGINT handler while running a Python script gatecat 2021-09-22 22:01:58 +01:00
  • 41c07126ec Merge pull request #821 from YosysHQ/gatecat/dsp-fix gatecat 2021-09-22 16:57:49 +01:00
  • f395ad3e27 nexus: Support for split Vcc routing gatecat 2021-09-22 14:10:20 +01:00
  • fed682ee5f nexus: Tweaks for router1 performance gatecat 2021-09-22 14:54:44 +01:00
  • 4d90850676 placer1: Remove redundant relative constraint check gatecat 2021-09-22 13:14:45 +01:00
  • 53e94653f3 nexus: Fix DSP macro placement gatecat 2021-09-22 13:12:21 +01:00
  • 035452d938 Merge pull request #815 from antmicro/nexus-fix-siologic-handling gatecat 2021-09-20 13:15:39 +01:00
  • 80e2f8a791 Added support for syn_useioff for enabling tri-state control FF integration into IOLOGIC. Maciej Kurc 2021-09-20 11:35:36 +02:00
  • e926cddca2 placer1: Fix cluster swap cost updates gatecat 2021-09-18 11:11:16 +01:00
  • 4730a4f339 timing: Always use max delay for required time gatecat 2021-09-18 11:04:26 +01:00
  • 287a860283 timing: Fix slack for unconstrained clocks gatecat 2021-09-18 10:42:52 +01:00
  • d17b5faf76 Merge pull request #817 from YosysHQ/gatecat/chain-swap gatecat 2021-09-18 09:25:32 +01:00
  • f119f56e63 placer1: Allow swapping chains with other chains gatecat 2021-09-17 21:34:08 +01:00
  • 8ffd30cb2d Use correct names for IDDRX1_ODDRX1 FASM features Maciej Kurc 2021-09-17 15:52:56 +02:00
  • ef9eee6b15 Added automatic inference and integration of FFs driving T pin into IOLOGIC Maciej Kurc 2021-09-16 14:02:06 +02:00
  • 6948d41616 Added handling of the case when tri-state control net bypasses SIOLOGIC bel Maciej Kurc 2021-09-15 14:56:05 +02:00
  • 7c82a04df5 Merge pull request #813 from YosysHQ/gatecat/py-on-fail gatecat 2021-09-17 09:29:38 +01:00
  • 1e4f706ace command: Allow running Python on failure for state introspection gatecat 2021-09-16 20:56:00 +01:00
  • 67bd349e8f Merge pull request #806 from yrabbit/extend-placement gatecat 2021-09-08 19:01:34 +01:00
  • 95845b47b5 Merge pull request #808 from acomodi/fix-xdc gatecat 2021-09-08 15:56:41 +01:00
  • 258b46125f interchange: xdc: add more not_implemented commands Alessandro Comodi 2021-09-08 15:15:15 +02:00
  • 544d6073bc Merge branch 'master' into extend-placement YRabbit 2021-09-08 09:31:42 +10:00