1
0
mirror of https://github.com/YosysHQ/nextpnr.git synced 2026-03-01 17:47:39 +00:00

Commit Graph

  • f03da6568b Fix segfault when clocking a FF from a ring oscillator (#1160) Meinhard Kissich 2023-05-22 09:39:05 +02:00
  • 1d3e5151ba clangformat gatecat 2023-05-19 09:00:31 +02:00
  • 354b7daf12 gowin: implement differential IO primitives (#1159) YRabbit 2023-05-19 16:59:19 +10:00
  • 7a827b1c78 mistral: improve timing calculation Lofty 2023-05-16 16:39:44 +01:00
  • ea925f39fb archapi: Add getArcDelayOverride gatecat 2023-05-17 10:31:39 +02:00
  • 98121308e0 mistral: Don't allow route-through LUTs in carry-mode ALMs gatecat 2023-05-17 10:00:09 +02:00
  • bc7b8b63ed mistral: Add a basic global clock router gatecat 2023-05-16 16:38:16 +02:00
  • 97d4e7c1a5 Support variants for ECP5 Miodrag Milanovic 2023-05-16 16:34:46 +02:00
  • 3d0b50a402 Make validation error display possible Miodrag Milanovic 2023-05-16 16:29:22 +02:00
  • ca2e328a5f rename c++20 keyword s/requires/requires_range. nextpnr-0.6 Nathaniel Quillin 2023-05-16 03:38:02 +00:00
  • 57b923a603 himbächel: Initial implementation gatecat 2023-04-20 19:49:36 +02:00
  • e3529d3356 machxo2: Global placement and clock routing from nexus gatecat 2023-05-05 10:48:34 +02:00
  • 91771895b6 Removed not tested/used code Miodrag Milanovic 2023-05-03 15:51:19 +02:00
  • 0067bcc615 use latest trellis and add arch tests Miodrag Milanovic 2023-05-03 08:22:47 +02:00
  • 10595726c1 fix warning Miodrag Milanovic 2023-05-02 16:04:54 +02:00
  • e012f7b4f8 update prjtrellis version Miodrag Milanovic 2023-05-02 15:42:47 +02:00
  • 8fd4735292 handle some SYSCONFIG Miodrag Milanovic 2023-04-25 16:18:28 +02:00
  • 655aee1f9d Fix invalid accesses during certain IO packing cases gatecat 2023-04-25 15:58:28 +02:00
  • 582cd526ac display freq with two digits after decimal point Miodrag Milanovic 2023-04-25 13:43:58 +02:00
  • 909917cb61 Add clock constraints for new primitives Miodrag Milanovic 2023-04-25 13:42:49 +02:00
  • 90a6578c53 handle VLO and VHI Miodrag Milanovic 2023-04-25 12:38:36 +02:00
  • a2d08dc79e Made PDPW8KC to work Miodrag Milanovic 2023-04-25 09:19:17 +02:00
  • 01c631870e pio and iologic missing constants Miodrag Milanovic 2023-04-24 10:11:39 +02:00
  • d7c2eb3fae Fix warning Miodrag Milanovic 2023-04-20 13:40:27 +02:00
  • 8c19e6f83a clangformat Miodrag Milanovic 2023-04-20 13:17:40 +02:00
  • 7ac3d0d901 basic support for few small primitives Miodrag Milanovic 2023-04-19 13:54:51 +02:00
  • 2a35f0292a add constants for new primitives Miodrag Milanovic 2023-04-19 13:54:21 +02:00
  • c6f1f124f2 removed commented and not used code Miodrag Milanovic 2023-04-13 20:10:47 +02:00
  • 3281ca6717 Add missing muxes for BRAM Miodrag Milanovic 2023-04-13 17:25:29 +02:00
  • 437b57a510 Added getBelGlobalBuf Miodrag Milanovic 2023-04-11 09:18:46 +02:00
  • 8c38e7ba61 Working BRAM Miodrag Milanovic 2023-04-10 14:27:36 +02:00
  • 3a7770dca2 Add missing bel pins Miodrag Milanovic 2023-04-10 11:16:57 +02:00
  • 19176ab597 Made PLL to work Miodrag Milanovic 2023-04-10 10:21:13 +02:00
  • 1b3283fb7c Add constants for new bels Miodrag Milanovic 2023-04-10 10:18:18 +02:00
  • a79c2f3209 Add additional pic tiles Miodrag Milanovic 2023-04-06 13:49:36 +02:00
  • 4b3ae70ca8 support DCC and use spine data Miodrag Milanovic 2023-04-06 12:30:17 +02:00
  • c04c961949 Import spine data Miodrag Milanovic 2023-04-06 12:29:42 +02:00
  • 9121880c5f added a comment for constraining FF location Miodrag Milanovic 2023-04-03 16:20:42 +02:00
  • 5e3fe3a4dc do not support FF on slice C when there is dpram Miodrag Milanovic 2023-04-03 13:55:19 +02:00
  • 55518011e3 ramw and dram changes according to @gatecat Miodrag Milanovic 2023-04-03 13:53:04 +02:00
  • 6ec3423405 LSRONMUX disable if not used by FF Miodrag Milanovic 2023-04-03 11:35:57 +02:00
  • 510d92e01b cleanup FF and made DPRAM work in simple case Miodrag Milanovic 2023-04-03 10:17:57 +02:00
  • b6bb0cd5b8 Update CMakeList for machxo2 Miodrag Milanovic 2023-04-02 12:21:26 +02:00
  • 80c461bddd add write_bitstream to pybindings Miodrag Milanovic 2023-04-02 12:13:10 +02:00
  • 05a191a014 Added LPF support Miodrag Milanovic 2023-04-01 19:45:36 +02:00
  • a0ba9afcba CCU2D is auto tied low Miodrag Milanovic 2023-04-01 10:43:53 +02:00
  • aacb36bf15 Use CCU2D cell Miodrag Milanovic 2023-03-31 14:37:01 +02:00
  • a00f810093 fix Miodrag Milanovic 2023-03-31 09:03:04 +02:00
  • 6f85053b03 more like ecp5 Miodrag Milanovic 2023-03-31 07:57:32 +02:00
  • 3624fe90b2 one step closer Miodrag Milanovic 2023-03-30 20:56:22 +02:00
  • 6508a0c267 This should not be here Miodrag Milanovic 2023-03-30 20:06:18 +02:00
  • 153144022f More of making it inline Miodrag Milanovic 2023-03-30 19:04:11 +02:00
  • ca3d32e5ac make source more inline with ecp5 Miodrag Milanovic 2023-03-30 18:18:52 +02:00
  • 62ace58204 add missing bind and lutperm Miodrag Milanovic 2023-03-30 15:24:53 +02:00
  • 7f8518d938 Import lutperm data Miodrag Milanovic 2023-03-30 13:38:02 +02:00
  • 442142a47a typo fixes Miodrag Milanovic 2023-03-30 13:17:37 +02:00
  • 398b2ab569 bitstream emission update Lofty 2023-03-30 03:24:03 +01:00
  • 235a575267 port ecp5 split slice to machxo2 Lofty 2023-03-27 18:40:55 +01:00
  • b033b915a6 Add bitgen for the rest of XO2 and XO3 Miodrag Milanovic 2023-03-16 17:54:26 +01:00
  • 89c71bc8ac bitstream fixes for xo3 Lofty 2023-03-16 17:52:59 +01:00
  • 80705e9bbb Support enabling XO3 and XO3D Miodrag Milanovic 2023-03-16 17:34:52 +01:00
  • 051bdb12b3 gowin: fix style YRabbit 2023-04-18 21:22:51 +10:00
  • 729757d55e gowin: fix style YRabbit 2023-04-18 21:12:16 +10:00
  • fdc2769259 gowin: add a common mechanism for placing ports YRabbit 2023-04-18 20:10:36 +10:00
  • 71192dc7a3 gowin: Remove inherited code for ODDR(c) YRabbit 2023-04-14 16:54:08 +10:00
  • b0a78de78f fabulous: Support for configurable LUT size gatecat 2023-04-12 17:16:49 +02:00
  • 62b8baa959 gowin: Fix style YRabbit 2023-04-12 18:18:16 +10:00
  • fddacb3dc1 gowin: implement IDES16 and OSER16 primitives YRabbit 2023-04-12 13:42:16 +10:00
  • 7557d33dc6 ecp5: Fix invalid accesses during certain IO packing cases gatecat 2023-04-11 11:16:40 +02:00
  • 6455b5dd26 viaduct: Add support for GUIs gatecat 2023-04-11 10:05:33 +02:00
  • 9bcefe46a8 gowin: Add implementation of IDDR and IDDRC primitives YRabbit 2023-04-05 20:32:44 +10:00
  • 23f2877dde fabulous: Fix bel names for pass bels in v2 format gatecat 2023-04-05 14:33:07 +02:00
  • 20b7f760d9 gowin: Add support for IDES primitives YRabbit 2023-04-04 09:50:48 +10:00
  • b36e8a3013 gowin: bugfix YRabbit 2023-03-22 18:57:14 +10:00
  • c52906e8bc gowin: Rename questionable ports YRabbit 2023-03-22 18:35:45 +10:00
  • 38eb1f05ff gowin: Change the way errors are processed YRabbit 2023-03-22 18:08:38 +10:00
  • 95ace0fade gowin: Add support for OSER primitives YRabbit 2023-03-22 17:15:17 +10:00
  • b3c33bd0ab ice40: Fix BRAM NegClk bitstream logic gatecat 2023-03-20 09:10:02 +01:00
  • d7e450b7b6 Update prjtrellis Miodrag Milanovic 2023-03-20 09:30:05 +01:00
  • 35eeaa7cc5 Add ramaining PIO tiles Miodrag Milanovic 2023-03-20 09:13:20 +01:00
  • 3f4c8d15d9 Use unified io location data Miodrag Milanovic 2023-03-18 13:53:27 +01:00
  • 0ce72e1a31 Use TRELLIS primitives Miodrag Milanovic 2023-03-17 19:00:05 +01:00
  • ad5f6fccaa Use RelSlice, make more in line with ecp5 arch Miodrag Milanovic 2023-03-17 18:58:04 +01:00
  • e4fcd3740d cmake: Make HeAP placer always-enabled gatecat 2023-03-17 09:27:36 +01:00
  • 4111cc25d6 clangformat gatecat 2023-03-17 09:31:38 +01:00
  • 656bfdb819 Update prjtrellis to latest Miodrag Milanovic 2023-03-16 14:54:21 +01:00
  • d337ab93e6 Update to latest prjtrellis Miodrag Milanovic 2023-03-16 13:02:29 +01:00
  • 11a90aff83 Fix out of tree builds and place h in generated Miodrag Milanovic 2023-03-16 07:43:56 +01:00
  • f008d7c4d8 Let top tiles be on top Miodrag Milanovic 2023-03-13 12:45:12 +01:00
  • 6eb5f2a77e Enable wires and add dummy wire type for now Miodrag Milanovic 2023-03-10 15:29:59 +01:00
  • 1f115ddd32 Basic GUI part selection Miodrag Milanovic 2023-03-09 11:34:15 +01:00
  • 26798038fe Fix examples Miodrag Milanovic 2023-03-09 11:05:20 +01:00
  • 7ad9914e51 Extend chipdb with metadata Miodrag Milanovic 2023-03-09 11:04:38 +01:00
  • d5b5f7e4b2 add new field handling in chip config format Miodrag Milanovic 2023-03-09 11:03:44 +01:00
  • 4396a646a7 Add simple BEL graphics Miodrag Milanovic 2023-03-08 12:17:37 +01:00
  • 26f23e3121 Make small GUI changes Miodrag Milanovic 2023-03-08 11:54:53 +01:00
  • 18ad718e53 Expand list of possible devices Miodrag Milanovic 2023-03-08 11:50:06 +01:00
  • 12911a7470 Remove anoying warning from cmake Miodrag Milanovic 2023-03-08 11:08:36 +01:00
  • ff14547601 ecp5: Update GUI rendering to match arch changes gatecat 2023-03-16 10:06:37 +01:00
  • 39b6584274 clangformat gatecat 2023-03-16 11:27:08 +01:00