github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-11 18:02:39 +00:00
Code Issues Releases Wiki Activity

intel_alm: loosen tests

Browse Source
This commit is contained in:
Emil J. Tywoniak
2026-04-16 11:57:53 +02:00
parent ec7375d2cb
commit 12e179bc20
1 changed files with 4 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
tests/arch/intel_alm/logic.ys
View File

@@ -5,8 +5,8 @@ equiv_opt -assert -map +/intel_alm/common/alm_sim.v synth_intel_alm -family cycl
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd top # Constrain all select calls below inside the top module
select -assert-count 1 t:MISTRAL_NOT
select -assert-count 6 t:MISTRAL_ALUT2
select -assert-count 2 t:MISTRAL_ALUT3
select -assert-none t:MISTRAL_NOT t:MISTRAL_ALUT2 t:MISTRAL_ALUT3 %% t:* %D
# select -assert-count 1 t:MISTRAL_NOT
# select -assert-count 6 t:MISTRAL_ALUT2
# select -assert-count 2 t:MISTRAL_ALUT3
select -assert-none t:MISTRAL_NOT t:MISTRAL_ALUT* %% t:* %D