github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-05 06:11:11 +00:00
Code Issues Releases Wiki Activity

design: fix signorm commit connectivity to design

Browse Source
This commit is contained in:
Emil J. Tywoniak
2026-03-18 00:44:20 +01:00
parent a4398d4d90
commit 872c940259
1 changed files with 4 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
passes/cmds/design.cc
View File

@@ -338,8 +338,11 @@ struct DesignPass : public Pass {
{
RTLIL::Design *design_copy = new RTLIL::Design;
for (auto mod : design->modules())
for (auto mod : design->modules()) {
// Triggers signorm flush if needed (hacky)
(void)mod->connections();
design_copy->add(mod->clone());
}
design_copy->selection_stack = design->selection_stack;
design_copy->selection_vars = design->selection_vars;