github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-01-31 06:02:11 +00:00
Code Issues Releases Wiki Activity
8,298 Commits 117 Branches 63 Tags
b454735bea6727f346fdbbc28f261b40d91c61ba
Commit Graph

4 Commits

Author SHA1 Message Date
Clifford Wolf
151db528e4 Fix missing newline at end of file 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
 2019-08-22 18:09:37 +02:00
Miodrag Milanovic
5f561bdcb1 Proper arith for Anlogic and use standard pass 2019-08-12 20:21:36 +02:00
Miodrag Milanovic
837cb0a1b9 anlogic : Fix alu mapping 2019-08-03 14:47:33 +02:00
Miodrag Milanovic
83bce9f59c Initial support for Anlogic FPGA 2018-12-01 18:28:54 +01:00