github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-01 06:00:26 +00:00
Code Issues Releases Wiki Activity
Files
2cef48bf2cb78aaa4b4dd1ea0bc064c8d12e7147
YosysHQ.yosys/techlibs/xilinx/xcu_brams_map.v
Marcin Kościelnicki 30854b9c7f xilinx: Add block RAM mapping for Virtex 2* and Spartan 3*.
2020-02-07 01:00:29 +01:00

8.5 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink