github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-03 14:50:26 +00:00
Code Issues Releases Wiki Activity
Files
44fc616fc701d698564d68a7facf210947b8bd9e
YosysHQ.yosys/frontends/ast/ast.cc
Clifford Wolf ec4565009a Add "read_verilog -pwires" feature, closes #1106 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
2019-06-19 14:38:50 +02:00

45 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink