Krystine Sherwin 742ec78ca3 Switching example synth to fifo ...

Fifo code based on SBY quick start.
Instead of showing the full design we are (currently) focusing on a single output (rdata), using `%ci*` to get the subcircuit it relies on.

2023-12-18 13:19:01 +13:00

..

_downloads

Replace 010 and 012 with pdf

2023-10-30 10:34:30 +13:00

_images

docs: restructuring images directory

2023-11-14 18:54:16 +13:00

_static

docs: Tidying interactive investigation

2023-10-11 11:13:06 +13:00

_templates

Reorganising documentation

2023-08-03 09:20:29 +12:00

appendix

Updated ABC info

2023-12-13 10:08:45 +13:00

code_examples

Switching example synth to fifo

2023-12-18 13:19:01 +13:00

getting_started

Switching example synth to fifo

2023-12-18 13:19:01 +13:00

using_yosys

Add cell_libs.rst

2023-12-14 10:08:46 +13:00

yosys_internals

Initial synth_ice40 example

2023-12-14 11:33:32 +13:00

appendix.rst

Replace 010 and 012 with pdf

2023-10-30 10:34:30 +13:00

bib.rst

Add todo

2023-12-13 10:15:51 +13:00

cmd_ref.rst

docs: absolute cmd directory

2023-10-16 21:10:03 +13:00

conf.py

Moving images and static folders

2023-10-10 10:12:50 +13:00

index.rst

TODOs

2023-12-12 12:05:45 +13:00

introduction.rst

TODOs

2023-12-12 12:05:45 +13:00

literature.bib

Rst docs conversion (#3496)

2022-11-15 12:55:22 +01:00

requirements.txt

Reorganising documentation

2023-08-03 09:20:29 +12:00

test_suites.rst

TODOs

2023-12-12 12:05:45 +13:00