1
0
mirror of synced 2026-03-02 10:06:16 +00:00
Files
YosysHQ.yosys/docs/source/code_examples
Krystine Sherwin 742ec78ca3 Switching example synth to fifo
Fifo code based on SBY quick start.
Instead of showing the full design we are (currently) focusing on a single output (rdata), using `%ci*` to get the subcircuit it relies on.
2023-12-18 13:19:01 +13:00
..
2023-11-14 12:55:39 +13:00
2023-12-13 11:34:42 +13:00
2023-12-18 13:19:01 +13:00
2023-12-14 10:08:46 +13:00
2023-11-16 09:46:47 +13:00
2023-11-16 09:08:22 +13:00
2023-11-16 09:08:22 +13:00
2023-11-16 09:08:22 +13:00
2023-12-13 11:34:42 +13:00
2023-11-16 09:08:22 +13:00
2023-11-14 12:55:39 +13:00
2023-11-14 12:55:39 +13:00