YosysHQ.yosys/techlibs at a4f641f2303bc6f04751a15ec49cf2658ea8eb63 - YosysHQ.yosys - Berget Git Service

github.com/YosysHQ.yosys

mirror of synced 2026-01-20 10:05:29 +00:00

History

Eddie Hung a4f641f230 Do not overwrite LUT param

2019-08-28 18:46:53 -07:00

..

Revert "synth_* with -retime option now calls abc with -D 1 as well"

2019-04-18 07:59:16 -07:00

Fix missing newline at end of file

2019-08-22 18:09:37 +02:00

Missing newline

2019-08-20 20:37:52 -07:00

Fix spacing

2019-08-06 16:47:55 -07:00

Revert "synth_* with -retime option now calls abc with -D 1 as well"

2019-04-18 07:59:16 -07:00

ecp5: Add GSR support

2019-08-27 13:07:06 +01:00

Fix missing newline at end of file

2019-08-22 18:06:36 +02:00

Fix formatting for msys2 mingw build using GetSize

2019-08-01 17:27:34 +02:00

Revert "synth_* with -retime option now calls abc with -D 1 as well"

2019-04-18 07:59:16 -07:00

Do not overwrite LUT param

2019-08-28 18:46:53 -07:00

techlibs/intel: Clean up Makefile

2019-08-05 11:22:11 -07:00

Revert "synth_* with -retime option now calls abc with -D 1 as well"

2019-04-18 07:59:16 -07:00

Add (* clkbuf_sink *) to SRLC16E, reorder ports to match vendor

2019-08-28 10:51:39 -07:00

.gitignore

added .gitignore files

2013-01-05 11:19:11 +01:00