This website requires JavaScript.
Explore
Help
Register
Sign In
github.com
/
YosysHQ.yosys
Watch
1
Star
0
Fork
0
You've already forked YosysHQ.yosys
mirror of
synced
2026-01-26 20:23:59 +00:00
Code
Issues
Releases
Wiki
Activity
Files
d2df2a8fef8d01b70fa5faa4397e1d628b9ceb5b
YosysHQ.yosys
/
techlibs
/
anlogic
History
whitequark
f8d5920a7e
Merge pull request
#1604
from whitequark/unify-ram-naming
...
Harmonize BRAM/LUTRAM descriptions across all of Yosys
2020-01-02 21:06:17 +00:00
..
anlogic_eqn.cc
…
anlogic_fixcarry.cc
…
arith_map.v
…
cells_map.v
…
cells_sim.v
…
eagle_bb.v
…
lutram_init_16x4.vh
…
lutrams_map.v
…
lutrams.txt
…
Makefile.inc
…
synth_anlogic.cc
Merge pull request
#1604
from whitequark/unify-ram-naming
2020-01-02 21:06:17 +00:00
