github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-24 19:40:49 +00:00
Code Issues Releases Wiki Activity
Files
dfc0c8ffc84d66d99aa90d104dcc8ad6623ae1c2
YosysHQ.yosys/frontends/ast/simplify.cc
Clifford Wolf 3d27c1cc80 Merge pull request #513 from udif/pr_reg_wire_error 
Add error checking for reg/wire/logic misuse - PR now passes 'make test' (plus a new test)
2018-08-15 13:35:41 +02:00

128 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink