1
0
mirror of synced 2026-01-22 18:51:50 +00:00
Gary Wong 4ffd05af6f verilog: add support for SystemVerilog string literals.
Differences are new escape sequences (including escaped newline
continuations and hex escapes) and triple-quoted literals.
2025-08-11 13:34:10 +02:00
..
2023-10-30 10:34:30 +13:00
2023-12-13 10:15:51 +13:00
2024-10-15 07:37:20 +13:00
2025-08-07 07:59:29 +02:00
2024-11-05 13:48:48 +13:00
2022-11-15 12:55:22 +01:00
2024-10-15 07:24:14 +13:00