github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-24 19:40:49 +00:00
Code Issues Releases Wiki Activity
Files
fbb346ea91a04f2feaf6fa96770fe0cd57020e75
YosysHQ.yosys/techlibs/anlogic/cells_sim.v
Miodrag Milanovic 3e9449cb0b make note that it is for latch mode
2019-09-18 17:48:16 +02:00

3.2 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink