1
0
mirror of https://github.com/antonblanchard/microwatt.git synced 2026-05-04 15:26:12 +00:00
Commit Graph

3 Commits

Author SHA1 Message Date
Anton Blanchard
28debecf1a Add ASIC target
Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2022-08-22 14:43:21 +10:00
Anton Blanchard
01f8ad55ef Move register stage from after RAM to before RAM
Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2022-08-22 14:43:21 +10:00
Anton Blanchard
52f2462232 Add arrays for ASIC flow
Add VHDL wrappers and verilog behaviourals for the cache_ram,
register_file and main_bram arrays.

Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2022-08-22 14:43:21 +10:00