github.com/antonblanchard.microwatt
1
0
Fork 0
mirror of https://github.com/antonblanchard/microwatt.git synced 2026-01-25 11:36:17 +00:00
Code Releases Activity
antonblanchard.microwatt/fpga
History
Paul Mackerras f0c331b8b8 Arty A7: Reduce warnings from Vivado 
Signed-off-by: Paul Mackerras <paulus@ozlabs.org>
2025-02-04 22:41:09 +11:00
..
acorn-cle-215.xdc
acorn: Add support for the Acorn CLE 215+
2020-08-07 15:42:07 +10:00
antmicro_artix_dc_scm.xdc
antmicro-artix-dc-scm: Add Ethernet pins
2022-08-31 18:36:26 +09:30
arty_a7.xdc
Arty A7: Reduce warnings from Vivado
2025-02-04 22:41:09 +11:00
clk_gen_bypass.vhd
Fix clk_gen_bypass
2019-10-13 14:41:53 +11:00
clk_gen_ecp5.vhd
ECP5: Adjust PLL constants so the PLL lock indication works
2021-10-16 20:14:12 +11:00
clk_gen_mcmm.vhd
Fix some whitespace issues
2021-08-09 11:57:00 +10:00
clk_gen_plle2.vhd
fpga/clk_gen_plle2: Add support for 50Mhz->100Mhz
2021-09-25 18:18:32 +10:00
cmod_a7-35.xdc
Remove -add from xdc files
2021-08-09 13:30:26 +10:00
firmware.hex
Add a few more FPGA related files
2019-08-23 16:23:53 +10:00
fpga-random.vhdl
Add random number generator and implement the darn instruction
2020-08-06 11:31:13 +10:00
fpga-random.xdc
Add random number generator and implement the darn instruction
2020-08-06 11:31:13 +10:00
genesys2.xdc
Remove -waveform from xdc files
2021-08-09 13:30:26 +10:00
hello_world.hex
hello_world: Use new headers and frequency from syscon
2020-05-08 21:06:16 +10:00
LICENSE
Initial import of microwatt
2019-08-22 16:46:13 +10:00
main_bram.vhdl
Rename 'do' signal to avoid verilator System Verilog warning
2021-08-13 13:52:51 +10:00
nexys_a7.xdc
Remove -add from xdc files
2021-08-09 13:30:26 +10:00
nexys-video.xdc
litesdcard: Add Nexys Video support
2021-08-10 14:08:22 +10:00
pp_fifo.vhd
pp_fifo: Fix full fifo losing all data on simultaneous push & pop
2020-05-15 20:49:09 +10:00
pp_soc_uart.vhd
uart: Remove combinational loops on ack and stall signal
2020-06-13 11:38:34 +10:00
pp_utilities.vhd
Initial import of microwatt
2019-08-22 16:46:13 +10:00
soc_reset_tb.vhdl
Exit cleanly from testbench on success
2020-05-20 16:07:13 +10:00
soc_reset.vhdl
soc_reset: Use counters, add synchronizers
2020-05-16 12:42:58 +10:00
top-acorn-cle-215.vhdl
Move alt_reset to syscon
2022-10-31 14:41:15 +08:00
top-antmicro-artix-dc-scm.vhdl
Move alt_reset to syscon
2022-10-31 14:41:15 +08:00
top-arty.vhdl
Arty A7: Add an option to select the number of CPU cores
2025-01-18 10:05:41 +11:00
top-ecpix5.vhdl
ECPIX-5: Add liteeth support
2024-04-09 14:22:01 +10:00
top-generic.vhdl
Remove option for "short" 16x16 bit multiplier
2022-08-10 11:27:45 +10:00
top-genesys2.vhdl
Move alt_reset to syscon
2022-10-31 14:41:15 +08:00
top-nexys-video.vhdl
liteeth: Regenerate from current upstream litex
2024-04-06 19:14:50 +11:00
top-orangecrab0.2.vhdl
Move alt_reset to syscon
2022-10-31 14:41:15 +08:00
top-wukong-v2.vhdl
liteeth: Regenerate from current upstream litex
2024-04-06 19:14:50 +11:00
wukong-v2.xdc
Add support for QMTech Wukong v2 board
2021-09-25 18:18:32 +10:00