1
0
mirror of synced 2026-02-19 22:15:06 +00:00
Commit Graph

6 Commits

Author SHA1 Message Date
brad
0622c1c3a8 fixed bug in tt tx state machine not asserting interrupt 2010-10-23 23:24:52 +00:00
brad
2d61ca13fb cleaned up tt/uart interaction; fixed double input on fpga 2010-05-23 13:17:26 +00:00
brad
78343d5643 fixed several bugs for fpga version
added sim_time check in reset code
fixed uart
runs hello uart test on fpga
2010-04-24 10:27:54 +00:00
brad
6a67dce53a brought rs232 to top 2010-04-14 23:41:35 +00:00
brad
fc6b7ec578 using top s3 ram 2010-04-14 13:25:35 +00:00
brad
2cb8c22e68 cleanups from first synthesis 2010-04-13 17:13:52 +00:00