1
0
mirror of https://github.com/livingcomputermuseum/UniBone.git synced 2026-01-28 12:49:08 +00:00
Files
livingcomputermuseum.UniBone/10.02_devices/2_src/cpu.cpp
Joerg Hoppe db0167afe1 Version 2019-06: many changes
PRU1 code split into multiple images
1. test functions
2. UNIBUS operation

PRU1 bus latch interface
Write byte/bits access not with MACROS (random optimizer influence),
now with *_helper() procedures. Same timing, more determinism, much code saving.
Nono more  ASM code to write PRU0 XFER area.

demo: menu to test UNIBUS signals directly

rework "Arbitration" logic: now 3-fold
Rework of UNIBUs arbtiration: NONE/CLIENT/MASTER
- no Arbitrator (SACK penidng for 11/34 Konsole) (NONE)
- phyiscal PDP_11 CPU is Arbitrator (CLIENT)
- UniBone implements Arbitrator (MASTER)
- Same PRU code loop handles all arbitration types

PRU buslatch timing slower, for some problematic PCBs

 More aggressive bus latch  selftest
 (mixed patterns, running on PRU now)

Refinement of ready-to-run scripts
- Adapted to changed "demo" menu
- new name scheme
<OS>_<boot- drive>_<PDP-11CPU>
indicates
- which OS is run
- which disk emulation is used and what is the boot device
- what is the (minimum) PDP-11 to run that

Merged in Joshs DMA timing for 11/84
UNIBUS master cycles waits 350 us before MSYN, instead 150.

Merged in Joshs DMA request queue
multiple devices canrequest INTR and DMAs concurrently, will be put on the bus sequentially

Merged in Joshs MSCP driver
- Build RT-11v5.5 for MSCP
- added boot loader "du.lst"

MSCP run scrips
2.11BSD on MSCP on PDP-11/44
RT11 on MSCP

Fix: image file sizing
Disk image file exptend automatically if block beyond current file end is written
2019-06-14 16:31:01 +02:00

174 lines
4.3 KiB
C++

/* cpu.cpp: PDP-11/05 CPU
Copyright (c) 2018, Angelo Papenhoff, Joerg Hoppe
Permission is hereby granted, free of charge, to any person obtaining a
copy of this software and associated documentation files (the "Software"),
to deal in the Software without restriction, including without limitation
the rights to use, copy, modify, merge, publish, distribute, sublicense,
and/or sell copies of the Software, and to permit persons to whom the
Software is furnished to do so, subject to the following conditions:
The above copyright notice and this permission notice shall be included in
all copies or substantial portions of the Software.
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
JOERG HOPPE BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
23-nov-2018 JH created
In worker() Angelos 11/05 CPU is running.
Can do bus amster DAGTIDATO.
*/
#include <string.h>
#include "mailbox.h"
#include "unibus.h"
#include "unibusadapter.hpp"
#include "unibusdevice.hpp" // definition of class device_c
#include "cpu.hpp"
cpu_c::cpu_c() :
unibusdevice_c() // super class constructor
{
// static config
name.value = "CPU20";
type_name.value = "PDP-11/20";
log_label = "cpu";
default_base_addr = 0; // none
default_intr_vector = 0;
default_intr_level = 0;
// init parameters
runmode.value = false;
init.value = false;
// current CPU does not publish registers to the bus
register_count = 0;
memset(&bus, 0, sizeof(bus)) ;
memset(&ka11, 0, sizeof(ka11)) ;
ka11.bus = &bus ;
}
cpu_c::~cpu_c() {
}
extern "C" {
// functions to be used by Angelos CPU emulator
// Result: 1 = OK, 0 = bus timeout
int cpu_dato(unsigned addr, unsigned data) {
bool timeout;
mailbox->dma.words[0] = data;
timeout = !unibus->dma(unibus_c::ARBITRATION_MODE_NONE, UNIBUS_CONTROL_DATO, addr, 1);
return !timeout;
}
int cpu_datob(unsigned addr, unsigned data) {
// TODO DATOB als 1 byte-DMA !
bool timeout;
mailbox->dma.words[0] = data;
timeout = !unibus->dma(unibus_c::ARBITRATION_MODE_NONE, UNIBUS_CONTROL_DATOB, addr, 1);
return !timeout;
}
int cpu_dati(unsigned addr, unsigned *data) {
bool timeout;
timeout = !unibus->dma(unibus_c::ARBITRATION_MODE_NONE, UNIBUS_CONTROL_DATI, addr, 1);
*data = mailbox->dma.words[0];
return !timeout;
}
}
// background worker.
// udpate LEDS, poll switches direct to register flipflops
void cpu_c::worker(void) {
timeout_c timeout;
bool nxm;
unsigned pc = 0;
unsigned dr = 0760102;
unsigned opcode = 0;
(void) opcode;
while (!worker_terminate) {
timeout.wait_ms(10);
if (runmode.value != (ka11.state != 0))
ka11.state = runmode.value;
condstep(&ka11);
if (runmode.value != (ka11.state != 0))
runmode.value = ka11.state != 0;
if (init.value) {
// user wants CPU reset
reset(&ka11) ;
init.value = 0 ;
}
#if 0
if (runmode.value) {
// simulate a fetch
nxm = !cpu_dati(pc, &opcode);
if (nxm) {
printf("Bus timeout at PC = %06o. HALT.\n", pc);
runmode.value = false;
}
pc = (pc + 2) % 0100; // loop around
// set LEDS
nxm = !cpu_dato(dr, pc & 0xf);
if (nxm) {
printf("Bus timeout at DR = %06o. HALT.\n", dr);
runmode.value = false;
}
}
#endif
}
}
// process DATI/DATO access to one of my "active" registers
// !! called asynchronuously by PRU, with SSYN asserted and blocking UNIBUS.
// The time between PRU event and program flow into this callback
// is determined by ARM Linux context switch
//
// UNIBUS DATO cycles let dati_flipflops "flicker" outside of this proc:
// do not read back dati_flipflops.
void cpu_c::on_after_register_access(unibusdevice_register_t *device_reg,
uint8_t unibus_control) {
// nothing todo
UNUSED(device_reg);
UNUSED(unibus_control);
}
bool cpu_c::on_param_changed(parameter_c *param) {
UNUSED(param) ;
return true ;
}
void cpu_c::on_power_changed(void) {
if (power_down) { // power-on defaults
}
}
// UNIBUS INIT: clear all registers
void cpu_c::on_init_changed(void) {
// write all registers to "reset-values"
if (init_asserted) {
reset_unibus_registers();
INFO("demo_io_c::on_init()");
}
}