github.com/mist-devel.mist-board
1
0
Fork 0
mirror of https://github.com/mist-devel/mist-board.git synced 2026-02-06 08:04:41 +00:00
Code Issues Releases Wiki Activity

Merge pull request #79 from gyurco/gameboy

Browse Source 
Gameboy some display adjusments
This commit is contained in:
gyurco
2019-02-16 22:46:10 +01:00
committed by GitHub
parent 8f52db93d3 5ac4df591b
commit bc1bde24fa
2 changed files with 12 additions and 12 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
cores/gameboy/gb_mist.v
View File

@@ -70,17 +70,18 @@ wire [7:0] joystick_1;
parameter CONF_STR = {
"GAMEBOY;;",
"F,GBCGB ,Load;",
"O4,Mode,Auto,Color;",
"O1,LCD color,white,yellow;",
"O2,Boot,Normal,Fast;",
"T3,Reset"
};
parameter CONF_STR_LEN = 9+14+26+20+8;
parameter CONF_STR_LEN = 9+14+19+26+20+8;
// the status register is controlled by the on screen display (OSD)
wire [7:0] status;
wire [1:0] buttons;
wire isGBC = dio_index[7:6] == 0;
wire isGBC = (dio_index[7:6] == 0) || status[4];
// include user_io module for arm controller communication
user_io #(.STRLEN(CONF_STR_LEN)) user_io (

19
cores/gameboy/lcd.v
View File

@@ -44,22 +44,21 @@ always @(posedge clk) begin
shift_reg[shift_reg_wptr] <= data;
shift_reg_wptr <= {p_toggle, shift_reg_wptr[7:0] + 1'd1};
end
end
last_mode_in <= mode;
// reset write pointer at end of hsync phase
if((mode != 2'b00) && (last_mode_in == 2'b00)) begin
shift_reg_wptr <= 0;
p_toggle <= !p_toggle;
end
last_mode_in <= mode;
// reset write pointer at end of hsync phase
if((mode != 2'b00) && (last_mode_in == 2'b00)) begin
shift_reg_wptr <= {!p_toggle, 8'd0};
p_toggle <= !p_toggle;
end
end
//
parameter H = 160; // width of visible area
parameter HFP = 24; // unused time before hsync
parameter HFP = 18; // unused time before hsync
parameter HS = 20; // width of hsync
parameter HBP = 24; // unused time after hsync
parameter HBP = 30; // unused time after hsync
// total = 228
parameter V = 576; // height of visible area
@@ -131,7 +130,7 @@ always@(posedge clk) begin
shift_reg_rptr <= {!p_toggle, shift_reg_rptr[7:0] + 1'd1};
end else begin
blank <= 1'b1;
shift_reg_rptr <= 0;
shift_reg_rptr <= {!p_toggle, 8'd0};
end
end
end