github.com/open-simh.simh
1
0
Fork 0
mirror of https://github.com/open-simh/simh.git synced 2026-02-28 17:29:55 +00:00
Code Issues Projects Releases Wiki Activity

various: Fixed nested comments

Browse Source
This commit is contained in:
Mark Pizzolato
2018-06-03 18:44:55 -07:00
parent f6654c0549
commit 140ab5b350
8 changed files with 20 additions and 16 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
I1401/i1401_iq.c
View File

@@ -94,8 +94,8 @@ ind[IN_INC] = 0; /* clear inq clear */
switch (mod) { /* case on mod */
case BCD_R: /* input */
/* if (ind[IN_INR] == 0)
/* return SCPE_OK; /* return if no req */
// if (ind[IN_INR] == 0)
// return SCPE_OK; /* return if no req */
ind[IN_INR] = 0; /* clear req */
inq_puts ("[Enter]\r\n"); /* prompt */
for (i = 0; M[BS] != (BCD_GRPMRK + WM); i++) { /* until GM + WM */

5
PDP11/pdp11_rq.c
View File

@@ -1,6 +1,6 @@
/* pdp11_rq.c: MSCP disk controller simulator
Copyright (c) 2002-2013, Robert M Supnik
Copyright (c) 2002-2018, Robert M Supnik
Derived from work by Stephen F. Shirron
Permission is hereby granted, free of charge, to any person obtaining a
@@ -26,6 +26,7 @@
rq RQDX3 disk controller
28-May-18 RMS Changed to avoid nested comment warnings (Mark Pizzolato)
23-Oct-13 RMS Revised for new boot setup routine
17-Mar-13 RMS Fixed bug in ABORT link walk loop (Dave Bryan)
14-Jan-09 JH Added support for RD32 disc drive
@@ -1654,7 +1655,7 @@ if (bc & 1) /* odd byte cnt? */
return (ST_HST | SB_HST_OC);
if (bc & 0xF0000000) /* 'reasonable' bc? */
return (ST_CMD | I_BCNT);
/* if (lbn & 0xF0000000) return (ST_CMD | I_LBN); /* 'reasonable' lbn? */
// if (lbn & 0xF0000000) return (ST_CMD | I_LBN); /* 'reasonable' lbn? */
if (lbn >= maxlbn) { /* accessing RCT? */
if (lbn >= (maxlbn + drv_tab[dtyp].rcts)) /* beyond copy 1? */
return (ST_CMD | I_LBN); /* lbn err */

7
PDP11/pdp11_tq.c
View File

@@ -1,6 +1,6 @@
/* pdp11_tq.c: TMSCP tape controller simulator
Copyright (c) 2002-2013, Robert M Supnik
Copyright (c) 2002-2018, Robert M Supnik
Permission is hereby granted, free of charge, to any person obtaining a
copy of this software and associated documentation files (the "Software"),
@@ -25,6 +25,7 @@
tq TQK50 tape controller
28-May-18 RMS Changed to avoid nested comment warnings (Mark Pizzolato)
23-Oct-13 RMS Revised for new boot setup routine
17-Mar-13 RMS Fixed bug in ABORT link walk loop (Dave Bryan)
17-Aug-11 RMS Added CAPACITY modifier
@@ -786,8 +787,8 @@ else { /* valid cmd */
tq_enqt (&uptr->pktq, pkt); /* do later */
return OK;
}
/* if (tq_cmf[cmd] & MD_CDL) /* clr cch lost? */
/* uptr->flags = uptr->flags & ~UNIT_CDL; */
// if (tq_cmf[cmd] & MD_CDL) /* clr cch lost? */
// uptr->flags = uptr->flags & ~UNIT_CDL;
if ((mdf & MD_CSE) && (uptr->flags & UNIT_SXC)) /* clr ser exc? */
uptr->flags = uptr->flags & ~UNIT_SXC;
}

7
PDP11/pdp11_vh.c
View File

@@ -1,6 +1,6 @@
/* pdp11_vh.c: DHQ11 asynchronous terminal multiplexor simulator
Copyright (c) 2004-2012, John A. Dundas III
Copyright (c) 2004-2018, John A. Dundas III
Portions derived from work by Robert M Supnik
Permission is hereby granted, free of charge, to any person obtaining a
@@ -26,6 +26,7 @@
vh DHQ11 asynch multiplexor for SIMH
28-May-18 RMS Changed to avoid nested comment warnings (Mark Pizzolato)
02-Jun-11 MP Added debugging support to trace register, interrupt
and data traffic (SET VH DEBUG[=REG;INT;XMT;RCV])
Added SET LOG and SET NOLOG support for logging mux
@@ -293,8 +294,8 @@ static TMLX vh_parm[VH_MUXES * VH_LINES] = { { 0 } };
/* debugging bitmaps */
#define DBG_REG 0x0001 /* trace read/write registers */
#define DBG_INT 0x0002 /* display transfer requests */
/* #define DBG_XMT TMXR_DBG_XMT /* display Transmitted Data */
/* #define DBG_RCV TMXR_DBG_RCV /* display Received Data */
// #define DBG_XMT TMXR_DBG_XMT /* display Transmitted Data */
// #define DBG_RCV TMXR_DBG_RCV /* display Received Data */
DEBTAB vh_debug[] = {
{"REG", DBG_REG},

7
PDP11/pdp11_xu.c
View File

@@ -1,7 +1,7 @@
/* pdp11_xu.c: DEUNA/DELUA ethernet controller simulator
------------------------------------------------------------------------------
Copyright (c) 2003-2011, David T. Hittner
Copyright (c) 2003-2018, David T. Hittner
Permission is hereby granted, free of charge, to any person obtaining a
copy of this software and associated documentation files (the "Software"),
@@ -62,6 +62,7 @@
Modification history:
28-May-18 RMS Changed to avoid nested comment warnings (Mark Pizzolato)
12-Jan-11 DTH Added SHOW XU FILTERS modifier
11-Jan-11 DTH Corrected SELFTEST command, enabling use by VMS 3.7, VMS 4.7, and Ultrix 1.1
09-Dec-10 MP Added address conflict check during attach.
@@ -1041,7 +1042,7 @@ void xu_process_receive(CTLR* xu)
sim_debug(DBG_TRC, xu->dev, "xu_process_receive(), buffers: %d\n", xu->var->rrlen);
/* xu_dump_rxring(xu); /* debug receive ring */
// xu_dump_rxring(xu); /* debug receive ring */
/* process only when in the running state, and host buffers are available */
if ((state != STATE_RUNNING) || no_buffers)
@@ -1213,7 +1214,7 @@ void xu_process_transmit(CTLR* xu)
t_stat rstatus, wstatus;
sim_debug(DBG_TRC, xu->dev, "xu_process_transmit()\n");
/* xu_dump_txring(xu); /* debug receive ring */
// xu_dump_txring(xu); /* debug receive ring */
for (;;) {

2
PDP8/pdp8_dt.c
View File

@@ -964,7 +964,7 @@ switch (fnc) { /* at speed, check fnc *
if (ba >= uptr->hwmark)
uptr->hwmark = ba + 1;
}
/* /* ignore hdr */
/* ignore hdr */
sim_activate (uptr, DT_WSIZE * dt_ltime);
if (M[DT_WC] == 0)
dt_substate = DTO_WCO;

2
VAX/vax780_sbi.c
View File

@@ -217,7 +217,7 @@ CTAB vax780_cmd[] = {
Instead, the interrupt handler for a given UBA IPL
reads a vector register that contains the Unibus vector
for that IPL.
*/
/* Find highest priority vectorable interrupt */
int32 eval_int (void)

2
VAX/vaxmod_defs.h
View File

@@ -183,7 +183,7 @@
/* CMCTL registers */
/* #define CMCTLSIZE (18 << 2) /* 18 registers */
// #define CMCTLSIZE (18 << 2) /* 18 registers */
#define CMCTLSIZE (19 << 2) /* KA655X extra reg */
#define CMCTLBASE (REGBASE + 0x100) /* CMCTL addr base */