mirror of
https://github.com/prirun/p50em.git
synced 2026-01-17 08:32:52 +00:00
changed get/put(16,32)r to check for ring change and use regular get/put call if possible, so brp supercache can be used FUTURE: could add separate brp cache entry for R0 accesses changed ea32r64r live register test so normal path is first changed ea64v live register test so normal path is first change ea32i to use INCRP macro instead of RPL++
Description
Prime 50-Series Emulator
Languages
C
97.8%
Roff
1.7%
Python
0.3%
Makefile
0.2%