github.com/rcornwell.sims
1
0
Fork 0
mirror of https://github.com/rcornwell/sims.git synced 2026-01-21 18:15:04 +00:00
Code Releases Activity

IBM360: Minor changes to fix some compile warnings.

Browse Source
This commit is contained in:
Richard Cornwell 2020-08-09 10:19:00 -04:00
parent 9cb28572df
commit 1d186a82ce
2 changed files with 9 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
IBM360/ibm360_cpu.c
View File

@ -1282,7 +1282,7 @@ wait_loop:
opr:
if (sim_deb && (cpu_dev.dctrl & DEBUG_INST)) {
sim_debug(DEBUG_INST, &cpu_dev, "%d INST=%04x", ilc, ops[0]);
sim_debug(DEBUG_INST, &cpu_dev, "%d %d INST=%04x", ilc, cc, ops[0]);
if (ops[0] & 0xc000) {
sim_debug(DEBUG_INST, &cpu_dev, "%04x", ops[1]);
if ((ops[0] & 0xc000) == 0xc000)
@ -1724,7 +1724,7 @@ set_cc3:
case OP_CLR:
dest = src1;
cc = 0;
if ((uint32)(src1) > (uint32)(src2))
if ((uint32)src1 > (uint32)src2)
cc = 2;
else if (src1 != src2)
cc = 1;
@ -2483,8 +2483,12 @@ save_dbl:
if (ReadByte(addr2, &src2))
goto supress;
if (src1 != src2) {
dest = src1 - src2;
cc = (dest & MSIGN) ? 1 : (dest == 0) ? 0 : 2;
if ((uint32)src1 > (uint32)src2)
cc = 2;
else
cc = 1;
// dest = src1 + NEG(src2);
// cc = (dest & MSIGN) ? 1 : (dest == 0) ? 0 : 2;
break;
}
addr1++;

2
IBM360/ibm360_lpr.c
View File

@ -384,7 +384,7 @@ lpr_srv(UNIT *uptr) {
/* Check if valid form motion */
if ((cmd == 1 || cmd == 3) &&
(l > 3 && l < 0x10) || l > 0x1d) {
((l > 3 && l < 0x10) || l > 0x1d)) {
uptr->SNS = SNS_CMDREJ;
uptr->CMD &= ~(LPR_CMDMSK);
sim_debug(DEBUG_DETAIL, &lpr_dev, "%d Invalid skip %x %d", u, l, l);