github.com/rdolbeau.SBusFPGA
1
0
Fork 0
mirror of synced 2026-01-11 23:42:59 +00:00
Code Issues Projects Releases Wiki Activity

apply patch from betrusted-io/gateware commit 817e284a3d92037b8cb0686735578d2bb60853e9

Browse Source
This commit is contained in:
Romain Dolbeau 2021-09-07 05:11:28 -04:00
parent 084d6ee3ca
commit 34ed2b130a
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
sbus-to-ztex-gateware-migen/engine.py
View File

@ -797,8 +797,8 @@ Potential corner case
There is a potential corner case where if the carry-propagated result going into
"normalize" is between
0xFFFF_FFFF_FFFF_FFFF_FFFF_FFFF_FFFF_FFDA and
0xFFFF_FFFF_FFFF_FFFF_FFFF_FFFF_FFFF_FFEC
0x7FFF_FFFF_FFFF_FFFF_FFFF_FFFF_FFFF_FFDA and
0x7FFF_FFFF_FFFF_FFFF_FFFF_FFFF_FFFF_FFEC
In this case, the top bit would be wrapped around, multiplied by 19, and added to
the LSB, but the result would not be a member of $2^{{255}}-19$ (it would be one
@ -1434,7 +1434,7 @@ carries that have already been propagated. If we fail to do this, then we re-pro
self.dsp_match3 &
self.dsp_match2 &
self.dsp_match1 &
(self.dsp_p0 >= 0x1_ffed)
(self.dsp_p0[:17] >= 0x1_ffed)
)
]