github.com/rdolbeau.SBusFPGA
1
0
Fork 0
mirror of synced 2026-01-13 15:17:34 +00:00
Code Issues Projects Releases Wiki Activity

comment

Browse Source
This commit is contained in:
Romain Dolbeau 2021-11-06 10:19:07 +01:00
parent 3c96a56dfb
commit 87687de1ea
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
NetBSD/9.0/usr/src/sys/dev/sbus/sbusfpga_sdram.c
View File

@ -324,7 +324,7 @@ sbusfpga_sdram_attach(device_t parent, device_t self, void *aux)
sbsc->sc_burst);
// the controller is now initialized in the PROM from values computed by sdram_init()
// if the board isn't a ZTex 2.13a, new bitslip/delays value might be needed
// if the board isn't a ZTex 2.13a with a 100 MHz core, new bitslip/delays value might be needed
/*
if (!sdram_init(sc)) {
aprint_error_dev(self, "couldn't initialize SDRAM\n");