github.com/rdolbeau.VintageBusFPGA_Common
1
0
Fork 0
mirror of https://github.com/rdolbeau/VintageBusFPGA_Common.git synced 2026-04-09 22:18:34 +00:00
Code Issues Packages Projects Releases Wiki Activity

links

Browse Source
This commit is contained in:
Romain Dolbeau
2022-11-18 17:04:33 +01:00
parent 42486fa6b0
commit c708a83469
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
README.md
View File

@@ -1,5 +1,5 @@
# VintageBusFPGA_Common
Common stuff for SBusFPGA, NuBusFPGA, ...
Common stuff for [SBusFPGA](https://github.com/rdolbeau/SBusFPGA), [NuBusFPGA](https://github.com/rdolbeau/NuBusFPGA)
## Content
@@ -7,7 +7,7 @@ Common stuff for SBusFPGA, NuBusFPGA, ...
* goblin_accel.py: acceleration engine for the 'Goblin' framebuffer. Basically a custom VexRiscv core (VexRiscv_GoblinAccel_NuBus.v or VexRiscv_GoblinAccel_SBus.v) and some firmware (the blit_goblin*.* files).
* cdc_wb.py: a custom wrapper around (https://github.com/alexforencich/verilog-wishbone/blob/master/rtl/wb_async_reg.v)[alexforencich's wb_async_reg.v], a Wishbone DCD component. Feature a customizable time-out to avoir the fast side overloading the slow side (a bit hackish but it works for my use case).
* cdc_wb.py: a custom wrapper around [alexforencich's wb_async_reg.v](https://github.com/alexforencich/verilog-wishbone/blob/master/rtl/wb_async_reg.v), a Wishbone DCD component. Feature a customizable time-out to avoir the fast side overloading the slow side (a bit hackish but it works for my use case).
* fpga_blk_dma.py: a block DMA between a LIteSDRAM port and a set of FIFOs. Used to create burst (SBus) or block (NUbus) accesses from the device to the host memory. Used by RAM-based "disks".