1
0
mirror of https://github.com/wfjm/w11.git synced 2026-04-25 03:45:42 +00:00
Files
wfjm.w11/rtl/vlib
wfjm 0c395856d7 add memlib/fifo_simple_dram + test benches
- add fifo_simple_dram: simple fifo with CE/WE interface, dram based
- add test benches for fifo_simple_dram, fifo_2c_dram, and fifo_2c_dram2
- add simclkv: test bench clock generator with variable period
2019-02-22 19:09:42 +01:00
..
2019-01-03 09:15:07 +01:00
2018-12-31 10:00:14 +01:00
2016-12-26 21:27:33 +01:00
2016-12-23 15:51:48 +01:00

This directory sub-tree contains a wide range of support modules and is organized in

Directory Content
cdclib modules for clock domain crossing
comlib modules for communication
genlib grab bag of other modules
memlib wrappers for distributed and block RAM; fifos
rbus modules for rbus fabric; some basic rbus devices
rlink rlink interface
serport serial port interface
simlib helper modules for test benches
xlib warppers for some Xilinx components