1
0
mirror of https://github.com/wfjm/w11.git synced 2026-01-13 15:37:43 +00:00
wfjm 14362b2a56 Add basic DDR memory support
- arty board support
- viv_tools_build: export log and rpt generated in OOC synthesis runs
- s7_cmt_sfs_2: dual-channel frequency synthesis MMCM/PLL wrapper
- s7_cmt_1ce1ce2c: clocking block for 7-Series: 2 clk+CEs + 2 clk
- cdc_signal_s1_as: clock domain crossing for a signal, 2 stage, asyn input
- migui_core_gsim: highly simplified MIG UI simulation model
2018-12-31 10:00:14 +01:00
..
2018-12-31 10:00:14 +01:00
2018-12-31 10:00:14 +01:00
2016-12-26 21:27:33 +01:00
2016-12-23 15:51:48 +01:00

This directory sub-tree contains a wide range of support modules and is organized in

Directory Content
cdclib modules for clock domain crossing
comlib modules for communication
genlib grab bag of other modules
memlib wrappers for distributed and block RAM; fifos
rbus modules for rbus fabric; some basic rbus devices
rlink rlink interface
serport serial port interface
simlib helper modules for test benches
xlib warppers for some Xilinx components