1
0
mirror of https://github.com/wfjm/w11.git synced 2026-01-23 03:17:39 +00:00
wfjm 22bb8e011c reorganize dcm/mmcm/ppl sim models
- sfs_gsim_core: new common simulation core
- {dcm,s6_cmt,s7_cmt}_sfs_gsim: use now sfs_gsim_core
- s7_cmt_sfs_tb: removed, use now sfs_gsim_core
- rtl/bplib/*/tb/tb_*: use now sfs_gsim_core
- tst_serloop/nexys*/tb/tb_tst_serloop*_n*: use now sfs_gsim_core
2018-11-09 17:48:56 +01:00
..
2018-10-14 15:06:24 +02:00
2016-12-23 15:51:48 +01:00

This directory sub-tree contains HDL sources for top level designs and is organized in

Directory Content
tst_rlink rlink tester (over serial links)
tst_rlink_cuff rlink tester (over Cypress FX2 USB)
tst_serloop serial port loop back tester
tst_snhumanio Digilent board human IO tester
tst_sram memory tester (SRAM or CRAM)
w11a w11a systems