github.com/Gehstock.Mist_FPGA
1
0
Fork 0
mirror of https://github.com/Gehstock/Mist_FPGA.git synced 2026-04-25 20:11:30 +00:00
Code Issues Releases Wiki Activity

Some Work

Browse Source
This commit is contained in:
Marcel
2019-09-16 22:32:53 +02:00
parent c89ca69a0e
commit 2a00d64819
9 changed files with 207 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
common/mist/mist.qip
View File

@@ -5,7 +5,6 @@ set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) mist_vi
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) scandoubler.v]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) osd.v]
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) rgb2ypbpr.sv]
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) sdram.sv]
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) dac.vhd]